

9400 DIGITAL STORAGE OSCILLOSCOPE
DIGITAL STORAGE OSCILLOSCOPE
AGE OSCILLOSCOPE

SERVICE MANUAL
SERVICE MANUAL

9400 Digital Storage
Oscilloscope

10-38
9400
LeCroy

MP MASTER



MA30479

9400 DIGITAL STORAGE OSCILLOSCOPE

SERVICE MANUAL

LeCROY CORPORATION

North American Headquarters
700 Chestnut Ridge Road
Chestnut Ridge, NY 10977-6499
U.S.A.
Tel: (914) 578-6057
Fax: (914) 425-8967

European Headquarters
P.O. Box 341
Route du Nant-d'Avril 101
1217 Meyrin 1 / Geneva
Switzerland
Tel: 41-22-82 33 55
Fax: 41-22-82 39 15

April 1987

SERVICE MANUAL for the LeCROY 9400 DSO

INTRODUCTION

The chief purpose of this manual is to provide information for those, mainly technicians at authorized LeCroy repair offices, who will be responsible for repairs and modifications to LeCroy 9400 DSOs.

To this end, the descriptions provided are intended to be of sufficient depth to enable faults to be diagnosed to the level of the relevant board, so that the customer can be quickly supported by exchange of boards. In many cases the fault may be corrected at the local LeCroy office, but there are several areas of the circuitry where replacement of a part would need to be followed by recalibration which could be done only with specialized equipment available at the main LeCroy establishments. Calibration procedures are given in this manual only for those areas which could be serviced locally.

This manual could be improved by the inclusion of useful information resulting from detection and correction of faults in 9400 DSOs at any LeCroy station. Material sent in from any station will be included if it is likely to be a useful contribution to future customer support. You are encouraged to send in complete details of any repair or other work. Contributions or corrections of errors should be sent to LeCroy SA.

Before undertaking any work on the 9400 DSO you should read the next sections - WARNINGS and VALID RANGE of FIELD MAINTENANCE.

WARNING

Please read all of this section and the next section, (Valid Range of Field Maintenance), before attempting any work on the 9400 DSO.

The LeCroy 9400 oscilloscope uses a cathode ray tube which operates with a stabilized high voltage supply, capable of delivering a very unpleasant electric shock, the reaction to which could be damaging to the recipient, or to anything struck by his involuntary movements. Although no danger should result from the handling of this equipment by an experienced person taking the normal precautions, LeCroy recommends that inexperienced personnel avoid working inside this equipment.

Care is necessary when working inside equipment which contains a CRT, because of the relative weakness of the stem.

The line power switch is at the lower right corner of the front panel, and in some DSOs, when the bottom cover is off, the live wire is exposed.

The 9400 DSO contains numerous preset controls which are set in optimal positions in the factory, using specially designed test gear. Very few of these trimmers can be set correctly without these facilities; therefore care is needed in handling boards which carry such parts. Trimmers should be adjusted only as shown in this manual, or as otherwise authorized by LeCroy SA or its agents.

Do not operate the 9400 DSO with the top cover off for a longer time than is necessary for the work in hand, because the normal circulation of cooling air will not be obtained.

Do not use any freon or freon based liquid to clean parts while they are in the 9400 DSO, because freons can damage the screen printing of the front and rear panels, and can cause electrical problems if there is penetration into potentiometers on the front panel.

The LeCroy 9400 is of sound construction, but contains parts which may be damaged by incorrect handling, including effects due to static electricity, high voltages and mechanical mishandling. The oscilloscope should not be opened by unqualified personnel. Repairs and modifications should be attempted only by authorized LeCroy personnel.

Any unauthorized work by a customer or his agent on the 9400 DSO may invalidate any warranty, extended warranty, service contract or other contract entered into with LeCroy, who reserve the right to charge for any work which is needed as a consequence of such action.

Note that many of the diagrams of waveforms in this manual were prepared using a 9400 DSO, because this was the most convenient method. It will be appreciated that the risetimes of logic waveforms will be increased, but this should not impair the value of the data. Be careful to inspect the diagrams to see whether a X10 probe was used.

VALID RANGE of FIELD MAINTENANCE

Because the LeCroy 9400 DSO contains electronic circuits which are exactly set up to achieve the excellent performance specifications of this equipment, there is need for circumspection in maintenance.

Generally, it should be assumed that any adjustment which is not specifically referred to in this manual is one which can be performed correctly only with specialized test equipment which is not available at small LeCroy offices.

In particular the following operations should not be attempted without authorization:

- Adjustment of the ADC circuits on the 9400-3 boards (1.3.2-6)
- Replacement of any parts in those areas of the 9400-3 boards

The following areas are critical also but can be adjusted or repaired provided that the equipment listed in (2) is available for recalibration and tuning:

- Frontend circuits (1.1.31) trigger circuits (1.1.33) and TDC trigger circuit (1.4.8).

An attempt has been made to simplify the problem of relating different parts of a somewhat complicated equipment, by providing some cross-references. The use of these without some guidance may be rather frustrating if all are used without distinction, and a good way to filter them is to know the chapter headings in the first page of the contents. The contents pages of all the chapters are grouped together at the start of the manual, as well as being placed in their chapters, for the same purpose.

The section numbers do not run consecutively. This allows them to be correlated with board numbers and affords the possibility of inserting new sections as required.

SERVICE MANUAL for the LeCROY 9400 DSO

Table of Contents

Introduction
Warnings
Tables of Contents of Sections
Index of Subjects

Chapter	Title
1	FUNCTIONAL DESCRIPTION Description of each board
2	TEST AND REPAIR PROCEDURES Procedures for each board
3	SOFTWARE Description of software for test purposes
4	CONNECTORS AND CABLES Description of detachable parts
5	ASSEMBLY AND DISASSEMBLY Procedures for each board and unit
6	PARTS LISTS List for each sub unit
7	SCHEMATICS Gatefold diagrams for each board

Note: Throughout this manual the following notation will be used:

- (5.6.7) Refer to Section 5.6.7
- <2.1.4> Refer to Figure 2.1.4
- <3.1.5.B> Refer to item labeled B in <3.1.5>

Note: The schematics used in this manual correspond to one particular ECO for each board; before doing any repairs or modifications look at the schematic for the relevant ECO.

Note: Section numbers correspond to board numbers:

- m.n 9400-n
- m.9 9400-9 and power supplies
- m.11 9401-1
- m.12 9401-2

Index of Subjects	Section of Manual
ADC Boards, Overview	1.3.1
ADC, Dual Rank	1.3.4-6
ADC Memory	1.3.10
ADC Memory Controls	1.4.14
Addressing EPROMs	1.1.4
Addressing 68000	1.1.1.4
Address Selection, DRAM	1.1.13
Address Space Bank Decoder	1.1.5
Assembly	5
Auto reboot	1.1.2
Backup RAM	1.1.22
Backup Battery	1.1.22
Backup Circuit	1.1.22
Bank Decoder (Address Space)	1.1.5
Bandwidth Limit, Frontend	1.1.31.3
Battery Backup	1.1.22
Board Positions	5.0
Board Replacement	5
Brightness, CRT	1.2.4 1.7.2
Brightness, CRT, Adjustment	2.4.7.3
Buffers, Bus	1.1.10
Bus, Address	1.1.10
Bus Buffering	1.1.10
Bus, CPU	1.1.10
Bus, Data	1.1.10
Bus, 68000	1.1.10
Cables	4
Calibration Controller	1.1.17
Calibration Circuits	1.1.34
Calibrator, Probe	1.1.35
Clock Bus, Sampling	1.8
Clock Generator, CPU	1.1.15
Clock Generator, Samplig	1.4.5
Clock Generator, TDC	1.4.5
Connectors	4
Connectors, Daughter Boards	1.1.11
Controller, ADC Memory	1.4.14
Controller, Calibration	1.1.17
Controller, Coupling	1.1.21
Controller, Display	1.1.16
Controller, Dynamic RAM	1.1.12
Controller, Front Panel	1.1.21
Controller, Input Coupling	1.1.21
Controller, LEDs	1.1.21
Controller, Potentiometers	1.1.21
Controller, Switches	1.1.21
Control Problems	2.2.3
Coupling, Frontend	1.1.31.2

CPU	1.1.3
CRT Brightness	1.2.4 1.7.2
CRT Brightness Adjustment	2.4.7.2
CRT Focus	1.7.2
CRT Focus Adjustment	2.4.7.3
CRT Power Supplies	1.2.9
CRT EHT Adjustment	2.4.2.4
CRT Protection	1.2.5 1.7.3
DAC, Display X	1.2.3
DAC, Display Y	1.2.3
DAC, Display Z, Brightness	1.2.4
Data 68000	1.1.1.4
Daughter Board Slots	1.1.11
Decoder, Interrupt	1.1.7
Decoder, Address Space Bank	1.1.5
Decoder, Peripheral	1.1.6
Deflection System	1.2.6-8
Disassembly	5
Display Adjustments	2.4.2
Display Bus	1.2.2
Display Controller	1.1.16
Display Failure	2.2.1
Display Modes	1.1.16
Display Overview	1.2.1
Display Position Adjustment	2.4.2.2 2.4.7.4
Display Power Supplies	1.2.9
Display Problems	2.2.2
Display Protection	1.2.5
Display Set Up	2.4.2
Display Size Adjustment	2.4.2.3
Display Synchronization	1.1.8
Display Word	1.1.16
DMA Slot	1.1.25
DRAM	1.1.14
DRAM Address Selection	1.1.13
DRAM Controller	1.1.12
Dual Rank ADC	1.3.4-6
Dynamic RAM	1.1.14
Dynamic RAM Address Selection	1.1.13
Dynamic RAM Controller	1.1.12
EHT for CRT	1.2.9
EHT Adjustment	2.4.2.4
EPROM Addressing	1.1.4
EPROM Changing	5.23
EPROM Jumpers	1.1.4
External Trigger	1.1.33

Focus, CRT	1.7.2
Focus, CRT, Adjustment	2.4.7.3
Frequencies, Clock, CPU	1.1.15
Frontend	1.1.31
Frontend Assembly	5.1.1
Frontend Bandwidth Limit	1.1.31.3
Frontend Calibration	1.1.34
Frontend Coupling	1.1.31.2
Frontend Gain	1.1.31.3
Frontend Offset	1.1.31.3
Frontend Protection	1.1.31.2
Frontend Trimming, Input Cap	2.4.1.5
Frontend Trimming, 50 Ohm	2.4.1.3
Frontend Trimming, 1 Mohm	2.4.1.4
Front Panel Controller	1.1.21
Front Panel Controls	1.5.2-4
Front Panel LEDs	1.5.5
Function Decoder TDC	1.4.3
Gain, Frontend	1.1.31.3
Generator, Clock, CPU	1.1.15
GPIO Interface	1.6
HAB101 Hybrid	1.1.33
HT for CRT	1.2.9
HVV200 Hybrid	1.1.31.3
Hybrid HAB101	1.1.33
Hybrid HVV200	1.1.31.3
Image Brightness	1.2.4 1.7.2
Image Failure	2.2.1
Image Focus	1.7.2
Image Position Adjustment	2.4.2.2 2.4.7.4
Image Problems	2.2.2
Image Size Adjustment	2.4.2.3
Image Vector Adjustment	2.4.2.5
Indicators, Front Panel	1.5.5
Input Capacitance Trimming	2.4.1.5
Input Coupling Controller	1.1.21
Input Offset Trimming	2.4.1.6
Input Protection, High Z	1.1.31.2
Input Protection, 50 Ohm	1.1.36
Intensity Adjustment, CRT	2.4.7.2
Interface, GPIO	1.6
Interface, Plotter	1.1.18
Interface, RS232	1.1.18
Interpolation TDC	1.4.12
Interrupts	1.1.7
Interrupt Decoder	1.1.7
Interrupts 68000	1.1.1.5
Joining Vectors Adjustment	2.4.2.5
Jumpers EPROM	1.1.4

LED Controller	1.1.19
LED Problems	2.2.4
LEDs	1.5.5
Line Voltage Setting, 115/230 V	2.4.9
Main Board	1.1
Maximum-minimum Calculator	1.1.19
Memory, ADC	1.3.10
Memory, Backup	1.1.22
Memory Control, ADC	1.3.9 1.4.14
Memory, Dynamic RAM	1.1.14
Microcomputer	1.1.3
Minimum-maximum Calculator	1.1.19
Mother Board	1.1
Multiplexer, ADC Memory	1.3.8
Multiplier	1.1.19
Offset, Frontend	1.1.31.3
Patch, EPROM	1.1.4
Peripheral Decoder	1.1.6
Periods, Clock, CPU	1.1.15
Plotter Interface	1.1.18
Position Adjustment, Image	2.4.2.2 2.4.7.4
Potentiometer Controller	1.1.21
Potentiometer Controls	1.5.2
Potentiometer Problem	2.2.3.1
Power On Reset	1.1.3
Power Supplies, CRT	1.2.9
Power Supplies, DSO	1.9
Power Voltage Setting, 115/230 V	2.4.9
Probe Calibrator	1.1.35
Protection, CRT	1.2.5 1.7.3
Protection, Frontend	1.1.31.2
Protection, 50 Ohm Input	1.1.36
Push Button Switches	1.5.3
RAM, ADC	1.3.10
RAM, Backup	1.1.22
RAM (Dynamic) Controller	1.1.12
RAM, Dynamic	1.1.14
RAM, Static, ADC	1.3.10
RAM, Static, Backup	1.1.22
Random Access Memory, Backup	1.1.22
Random Access Memory, Dynamic	1.1.12
Random Access Memory, Static	1.1.22
Removal of Boards	5
Reset	1.1.3
Rotary Switches	1.5.4
RS232 Interface	1.1.18

Screen Brightness	1.2.4 1.7.2
Screen Focus	1.7.2
Screen Vector Adjustment	2.4.2.5
Selection, DRAM Address	1.1.13
Slot, DMA	1.1.25
Slots, Daughter Boards	1.1.11
Software for Testing	3
Static RAM	1.1.22
Switch Controller	1.1.21
Switch Problem	2.2.3.2
Synchronization, Display	1.1.8
TDC Adjustment	2.4.4
TDC Overview	1.4.1
Temperature Measurement, 9400-1	1.1.23
Test Software	3
Time Base Overview	1.4.1
Time Out	1.1.9
Timer	1.1.24
Track-and-hold	1.3.3
Trigger Circuits	1.1.32
Trigger, External	1.1.33
Trigger Trimming	2.4.1.2
Trimming, Input Capacitance	2.4.1.5
Trimming, Frontend, 50 Ohm	2.4.1.3
Trimming, Frontend, 1 Mohm	2.4.1.4
Trimming, Input Offsets	2.4.1.6
Trimming, Trigger	2.4.1.2
Vector Joining Adjustment	2.4.2.5
Voltage Setting, 115/230 V	2.4.9
68000	1.1.3

CHAPTER 1


FUNCTIONAL DESCRIPTION

Table of Contents

1.0	Overview	
1.1	9400-1	Main Board
1.2	9400-2	Display Board
1.3	9400-3	ADC Boards
1.4	9400-4	TDC Board
1.5	9400-5	Front Panel Board
1.6	9400-6	GPIB Board
1.7	9400-7	CRT Board
1.8	9400-8	Clock Bus
1.9	9400-9	and Power Supplies
1.11	9401-1	Power Supplies
1.12	9401-2	GPIB+DMA+Realtime Clock
1.20		Line Finder
1.21		Bus Finder
1.23		GPIB IEEE-488 Description

Each section is further subdivided into functional units using the point notation.

BLOCK DIAGRAM OF THE 9400 DSO



BLOCK DIAGRAM OF THE 9400 DSO

Figure 1.0.1

1.0 Functional Description - Overview

1.0.1 Main Functions of the 9400 DSO

The main functions of the 9400 are <1.0.1>:

- Input 2 channels of analog information
- Input 1 channel of trigger information
- Convert analog information to digital data
- Store digital data in 32 K memories
- Present stored information on viewing screen
- Present stored information at RS232 ports
- Present stored information at GPIB port
- Accept control information at RS232 port
- Accept control information at GPIB port

Note that the functional blocks in <1.0.1> do not correspond to the circuit boards of the 9400. The blocks are located on the boards as follows:

- | | |
|-------------------------|------------------|
| - Attenuate and Amplify | 9400-1 |
| - Sample and Hold | 9400-3 |
| - ADC | 9400-3 |
| - 32 K Memory | 9400-3 |
| - Trigger Select | 9400-1 |
| - Timebase | 9400-4 |
| - Display Processing | 9400-2 |
| - 64 K Storage Memory | 9400-1 |
| - Plotter Control | 9400-1 |
| - RS232 Control | 9400-1 |
| - GPIB Control | 9400-6 or 9401-2 |

The boards in numerical order are:

- | | | |
|-------------------------|---------|---------|
| - Main Board | 9400-1 | |
| - Display Control Board | 9400-2 | |
| - ADC Boards | 9400-3 | |
| - TDC Board | 9400-4 | |
| - Front Panel Board | 9400-5A | 9400-5B |
| - GPIB Control Board | 9400-6 | |
| - CRT Board | 9400-7 | |
| - Clock Bus Board | 9400-8 | |
| - Power Supply Board | 9400-9A | 9400-9B |
| - Power Supply Board | 9401-1 | |
| - GPIB+extra DRAM | 9401-2 | |

Note that 9400-6 and 9401-2 are alternative occupants of the same slot, depending on the date on which the DSO was made. Earlier DSOs have the 9400-6 board; later ones have versions of the 9401-2 board. Note that the 9401-1 board is found only in later DSOs: in earlier ones there were four commercial power units attached to the 9400-9A board.

1.0.2 Introduction to the Functional Description

The functional description is given at a level which is intended for those who need to repair or modify a 9400 DSO. Internal details of LeCroy hybrids are not consistently given; nor are details of software and other details which do not in any way assist in maintenance. Wherever possible, this chapter is sectioned in a way which corresponds closely with functional areas of the 9400 DSO. Since it is not possible to understand the function of any part of the 9400 DSO in isolation, every section of the description is provided with references to other sections of the manual which describe parts which directly interact with the part being described.

Note that in order to create context for some of the pieces of schematic, it has been necessary to join pieces of schematic which are on different sheets. Each schematic in the functional description bears a legend giving the origin in the main schematic (8), and the ECO for which it is relevant. Before undertaking any repair or modification make sure to examine the relevant area of the schematic pertaining to the ECO level of the actual unit on which work is being done, because it is not practicable to update this manual for each ECO.

1.0.3 Overview

The seat of control is the 68000 CPU, on the 9400-1. The hardware peripherals are memory mapped, and are selected by a decoder (1.1.6). Some peripherals generate interrupts (1.1.7) to the 68000, while others use control lines with handshake.

The main function of the 9400 DSO, namely the acquisition of waveforms, is executed by the 9400-3 ADC boards, under the control of the 9400-4 TDC board during acquisitions, and the 9400-1 for reading out the ADC memories. The 9400-4 includes the main sampling clock and a number of derived clocks which control the timing of the sampling and storage into the ADC memories, in the various available modes, such as pre- and post-trigger, roll and normal modes. The control information for the 9400-4 is generated by the software on the 9400-1, in response to information generated by the user at the front panel or one of the interfaces.

The 9400-1 also controls main functions such as controlling the display, which is generated by the 9400-2 board, and acquiring data from, and sending data to, the front panel, via the 9400-5 board.

The frontend analog parts of the 9400 DSO are all situated at the front right corner of the 9400-1, behind the input sockets. This section includes the frontend amplifier hybrids, and all the input selection circuits, gain and attenuation controls, etc.

Logic Section

- 1.1.1 Introduction and Block Diagram, CPU
- 1.1.2 Auto Reboot
- 1.1.3 Power on Reset
- 1.1.4 EPROM Addressing
- 1.1.5 Address Space Bank Decoder

- 1.1.6 Peripheral Decoder
- 1.1.7 Interrupt Decoder
- 1.1.8 Synchronizing
- 1.1.9 Time Out
- 1.1.10 Bus Buffering

- 1.1.11 Connectors to Daughter Boards
- 1.1.12 Dynamic RAM Controller
- 1.1.13 Dynamic RAM Addressing
- 1.1.14 Dynamic RAM
- 1.1.15 Clock Generator

- 1.1.16 Display Controller
- 1.1.17 Calibration Controller
- 1.1.18 RS232 Interface
- 1.1.19 Min-max-multiply Timing
- 1.1.20 Min-max-multiply Circuit


- 1.1.21 Front Panel and Coupling Logic
- 1.1.22 Battery Backup Circuit
- 1.1.23 Temperature Measurement
- 1.1.24 Timer
- 1.1.25 DMA Slot

Analog Section

- 1.1.30 Introduction and Block Diagram


- 1.1.31 Front Ends
- 1.1.32 Trigger
- 1.1.33 External Trigger
- 1.1.34 Calibration System
- 1.1.35 Probe Calibration

- 1.1.36 Input Overload Detection
- 1.1.37 Power Supplies



BLOCK DIAGRAM OF 9400-1 BOARD

Figure 1.1.1.1



BLOCK DIAGRAM OF 9400-1 BOARD

Figure 1.1.1.1

1.1.1 9400-1 Main Board - Introduction

1.1.1.1 General Remarks

This board, which covers the underside area of the 9400 DS0, carries the micro-computer system which is the seat of control for the entire system, and also contains a number of ancillary functions which do not need extra boards. The sections will be described in approximately the order in which they appear in the schematic (8.1). The block diagram <1.1.1.1> shows the main functions which are served by the 9400-1 board.

1.1.1.2 Analog and Digital Functions


It is important to know that the 9400-1 board carries not only the main control logic of the 9400 DS0, but also the analog frontends and associated functions; this is for reasons of high speed circuit layout.

1.1.1.3 Microprocessor

The micro computer system is based on the powerful and versatile Motorola 68000 <1.1.1.2> which provides 23 address lines, byte control lines, and 16 data lines. The system is too complex to describe in great detail here; an account of its capabilities will be found in the Motorola User's Handbook, sections of which will be referred to like this - (68000 2-3). Motorola does not accept any responsibility or liability for any consequence of the use of information in this document, concerning Motorola products.

1.1.1.4 68000 Data Organization

Operands and data can be specified as byte (8 bits), word (16 bits), or long word (32 bits) (68000 2-3). Words and long words can begin only on even addresses, the high order byte of a pair being stored at the even address. That is why the 68000 has no A0 line; addressing is by word, not byte, and the A0 function is performed by UDS and LDS, the upper and lower byte select strobes.



MICROPROCESSOR MC68000

Figure 1.1.1.2


1.1.1.5 Interrupts

The Motorola 68000 has a powerful system of interrupts, providing seven priority levels (68000 5-8). In the 9400 DSO the interrupt system is used in the simple auto vector mode (68000 6-7), which is compatible with the 68000, and provides seven interrupt vectors; see (1.1.7) for hardware implementation.

1.1.1.6 Nomenclature

Throughout this manual, all descriptions involving the 68000 or its control and data lines will use the standard Motorola nomenclature.

The architecture of the computer system of the 9400 DSO was designed with the aim of optimizing the system for controlling a measuring device, rather than for general computing efficiency.



MICRO PROCESSOR MC68000 - PINOUT GROUPINGS

Figure 1.1.1.3

1.1.1.7 Signal and Bus Connections

This is only a brief introduction; see (68000-4) for more details. The lines can be functionally grouped as in <1.1.1.3>.

A - Address Bus A1 - A23

This is a 23 bit, unidirectional tri-state output bus, which is used in word or byte mode. It can address 8 Mwords of 16 bits. It provides addressing for the bus except during interrupt cycles. During interrupt cycles, A1 - A3 describe the interrupt level, while A4 - A23 are held high.

D - Data Bus D0 - D15

This is a 16 bit, bidirectional tri-state bus, used in word or byte mode.

Asynchronous Bus Control

AS - Address Strobe. Indicates valid address is present.

R/W - Read/Write. Defines direction of data transfer.

UDS, LDS - Control upper and lower bytes on the bus.

DTACK - Data Acknowledge. Input indicates completion of data transfer.

Bus Arbitration Control

BR - Bus Request. Input wire ORed with all other potential bus masters which tells 68000 that another device requires to be bus master.

BG - Bus Grant. This output indicates to other potential bus masters that the 68000 will relinquish control after the current cycle.

BACK - Bus Grant Acknowledge. Input to show that another device has become bus master. BACK cannot be asserted unless:

- | | | |
|-----|---|---|
| | 1 | A bus grant has been received |
| AND | 2 | AS is inactive, i.e., 68000 is not using bus |
| AND | 3 | DTACK inactive, i.e., peripherals not using bus |
| AND | 4 | BACK inactive, i.e., no other device is master. |

IPL0 - IPL2 - Interrupt Control

Encoded inputs indicating priority of device requesting an interrupt. Level 7 has highest priority, while 0 shows an absence of request. (68000-5).

System Control Lines

BERR - Bus Error, as a result of one of the following:

- 1 Non-responding device
- 2 Interrupt vector problem
- 3 Illegal access request
- 4 Device dependent errors

RESET - Bidirectional line. Input used to allow CPU reset from external device. Output allows CPU to reset all external devices using RESET instruction (4F70H). External RESET and HALT together will reset entire system.

HALT - Bidirectional line enabling external device to stop CPU at end of cycle. Can be driven by CPU to give signal of CPU stoppage to external devices.

68000 Peripheral Control

FC0 - FC2 - Processor Status. Function codes indicating current mode of CPU.

CLK - Clock. Internally buffered clock input.

1.1.1.8 Notes

Peripherals are all memory mapped. The addresses are not fully decoded; which means that each peripheral can be addressed modulo n, where n depends on the space used by the peripheral.

The lines FC are used in the 9400 DS0 only during interrupt requests at levels 7 and 3. User/supervisor modes are not decoded.

1.1.2 Auto Reboot Circuit

In the event of a hangup of the computer system, the 74LS123 dual monostable, J19 <1.1.2.1>, will no longer receive a train of pulses from BAS (1.1.15), and will, if the interruption lasts more than about 4 ms, supply a positive pulse to the boot circuit (1.1.3). If the 9400 DSO is in test mode, the clear line, pin 3, is held down by the TEST signal, and reboot does not take place. Note that if the fault condition is not cleared, reboot will recur continually, and the DSO will never become usable.

1.1.3 Power On Reset Circuit

In order to provide an orderly succession of events, and initialization into a standard configuration, the power on reset circuit provides the necessary signals <1.1.3.1>. This circuit can be triggered by the auto reboot (1.1.2).

The time constants controlling HALT, RESET and CLEAR can be seen in <1.1.3.1>, where they hold down the relevant inputs of the LM339 comparators, J17.

After power on the following sequence occurs:

1.1.3.1 For at Least 100 ms:

- RESET, HALT and CLEAR are held low
- The 68000 is initialized
- Interrupts are disabled
- The CRT beam deflections are held at zero (1.2.5)
- The CRT beam current is held off (1.2.5)
- The sample-and-holds are disabled (1.3)
- The backup RAM is connected to the bus (1.1.22)

1.1.3.2 After Less than 500 ms from Power On:

- RESET and HALT go high, booting the processor
- The DSO initialization begins
- The dynamic RAM refresh is turned on
- Interrupts are enabled
- The display remains disabled
- Sample and holds remain disabled

1.1.3.3 The CLEAR Line Goes High

- The processor tests various functions
- It sets up the display functions
- It sets up the acquisition functions
- Set 1st word of display page 1 = End of Page


1.1.4 EPROM Addressing

The EPROM sockets <1.1.4.1> are addressed by part of I19, a 74LS139 dual 2-to-4-line decoder/multiplexer, via the EPROM patch jumpers <5.23.2>. The following configurations can be supported:

2, 3 or 4 pairs of:

EPROM type	IC capacity	Total capacity with 8 ICs
2764	8 K bytes	64 K bytes
27128	16 K bytes	128 K bytes
27256	32 K bytes	256 K bytes

The access cycle takes 4 clock cycles at 8 MHz, i.e., 500 ns.




EPROM ADDRESSING CIRCUITS

Figure 1.1.4.1

1.1.5

The address space of the 68000 is organized into banks which correspond to different functions, which are decoded from address lines A19-21 by the 74F138 3-to-8 line decoder I17. The diagram <1.1.5.> shows the circuit and the start addresses of each bank. K13 enables I17 via FC except when FCO and FC1 are high (interrupt acknowledge) and BACK is not asserted. When FC is low and AS is asserted then VPA, valid peripheral address, is generated. See:

EPROMS	(1.1.4)
Peripherals	(1.1.6)
Dynamic RAM	(1.1.12-14)
ADCs	(1.3)
DMA	(1.1.25)
(extra DRAM)	(1.1.25)(1.12)
SPare bank	



ADDRESS SPACE BANK DECODER


Figure 1.1.5.1

1.1.6 Peripheral Decoder

Each peripheral is allocated a section of the peripheral bank, the sections being decoded by I18, a 74LS138 3-to-8 line decoder/multiplexer, from A16-18 <1.1.6.1>. The eight sections are allocated as follows:

DMA	9401-2	DMA, GPIB, RTC, etc.	(1.1.25)(1.12)
TDC	9400-4	timebase board	(1.4)
FRP	9400-5	front panel board	(1.5) (1.1.21)
RS232	9400-1	RS232 ports 1,2	(1.1.18)
mM/MT	9400-1	min/max/multiply	(1.1.20)
SRAM	9400-1	static RAM	(1.1.22)
DISP.P	9400-1	display processor	(1.2) (1.1.16)
TIMER	9400-1	timer	(1.1.24)

The peripheral decoder is enabled by the simultaneous assertion of BAS, AS and BK3, the peripheral block.



PERIPHERAL DECODER


Figure 1.1.6.1

1.1.7 Interrupt Encoder

This circuit <1.1.7.1> uses a 74LS148 8-to-3 line priority encoder to service the seven interrupt lines used in the 9400 DS0. The IPL bus goes to the 68000 CPU (1.1.1). The seven interrupt sources are, in increasing order of priority:

Priority level	Addr	Function	Board
Lowest	64	Front panel	9400-5 (1.5)
	68	DMA slot	9401-2 (1.12), etc
	6C	RS232 p 1	9400-1 (1.1.18)
	70	RS232 p 2	9400-1 (1.1.18)
	74	Timebase	9400-4 (1.4)
	78	GPIB	9400-6 (1.6) older DS0s
			9401-2 (1.12) newer DS0s
Highest	7C	Test slot	4928 tester

If the CPU is blocked for more than 4 ms, the auto reboot circuit comes into play, except in test mode, where the test line clears the monostable (1.1.2). Note that level 7 cannot be inhibited by using the interrupt priority mask.




INTERRUPT ENCODER

Figure 1.1.7.1

1.1.8 Display Synchronization

The display is refreshed at the frequency of the public ac power supply, 50 Hz or 60 Hz, so that any stray magnetic fields at this frequency will give only a static distortion of the image, rather than a much more objectionable varying effect. Since both the grid and the waveforms are generated by the same mechanism, any small distortion will have a small effect on readings taken from the screen.

The circuit is based on a comparator, part of J17 <1.1.8.1>, fed with a 50 Hz/60 Hz signal, CRP, from the 9400-9B board (1.9). The comparator is disabled by the power up reset circuit (1.1.3), for a short period after power on. The comparator feeds a 74LS123 monostable, which produces the SYDIS signal for the 9400-2 display board (1.2). The line LTR goes to the front end for use by the trigger circuit (1.1.32) as the line trigger input.




DISPLAY SYNCHRONIZATION

Figure 1.1.8.1

1.1.9 Time Out Circuit

In the event of a peripheral hangup, the time out circuit <1.1.9.1>, based on a 74LS123 retriggerable monostable, K15, produces a signal on the ERR line, feeding E28, a 74LS245 bus transceiver (1.1.10), which sends DERR to the DMA slot (1.1.25). This action occurs if, after initiation of a peripheral cycle, no response has occurred within 200 μ s, and a trap is created at address 8. In DMA mode, the signal does not go to the CPU, only to the DMA slot (1.1.10.2).



TIME OUT CIRCUIT

Figure 1.1.9.1

1.1.10 Bus Buffering System

1.1.10.1 General Description

The buses of the 9400-1 board, and their relationships, can be seen in the block diagram <1.1.1.1>. The unbuffered 68000 buses, A1-23 and D0-15, are buffered to and from the buses BA1-23 and DO-15 respectively, by the five 74LS245 octal bus transceivers, F23, F26, F29, and J25, J28. The control lines AS, UDS, LDS, R/W and ERR are treated similarly, by E28. The data bus RRO-15, from the display (1.2) (1.1.16), calibration controller (1.1.17), and DRAM (1.1.14), is buffered by two 74LS244 octal buffers, J23 and J27. A list of labeled lines (1.20) and buses (1.21) can be found at the end of this chapter. The direct buses go only to the CPU, EPROM, DRAM, and the buffers to the amplified buses BA, BD. These buses go to all other peripherals. They can drive up to 20 TTL loads. Their timing is about 10 ns behind the direct bus.

The directions of the buffers are controlled as follows:

E28, E29, F23, F26 are in the direction BA to A, BAS to AS, etc, if BACK is asserted.

J25, J28 are controlled by a combination of BACK, BRW, BK0, BK4, at J14, K14.

J23, J27 are controlled by K10, K11 of the RAM select circuit <1.1.12.1>.

1.1.10.2 ERR, BERR, DERR

The circuit around E28 pins 7-13 enables the following functions to occur:

- Direction A to B ERR produces DERR, and BERR to 68000, with the possibility that DERR and BERR can be pulled up, and therefore disabled, by Q2 on the 9401-2 and 9400-6 GPIB boards (1.12)(1.6).
- Direction B to A ERR produces DERR, but does not produce BERR at the 68000, because the buffer is in the wrong direction.

1.1.11 Connections to Daughter Boards

There are five connectors on the 9400-1 board which serve the five vertically mounted boards <1.1.11.1>; these are listed below in left-to-right order in the DSO <5.0.2>:


- | | | | |
|----------------------|--------|--------|--------------|
| - Display slot | 9400-2 | (1.2) | |
| - DMA slot | 9400-6 | (1.6) | |
| | or | 9401-2 | (1.12) |
| | and | 4928 | (3.2) tester |
| - Channel 1 ADC slot | 9400-3 | (1.3) | |
| - Channel 2 ADC slot | 9400-3 | (1.3) | |
| - Timebase slot | 9400-4 | (1.4) | |

These slots supply:

- | | | | | | |
|-------------------|------------------------|------|-------|-------|---------------------|
| - Power | +5 V | -5 V | +15 V | -15 V | |
| - Buses | BA | BD | TA | RR | (1.1.10) |
| - Controls | BAS | BUDS | BLDS | BRW | BWR DTACK (1.1.1.4) |
| - Special signals | to and from each board | | | | |

Timing diagrams can be found in the descriptions of the individual boards.

Note that the TA bus connects only the 9400-3 and 9400-4 boards.



CONNECTIONS TO DAUGHTER BOARDS

Figure 1.1.11.1

1.1.12 Dynamic RAM Controller

This section <1.1.12.1> controls access to the dynamic RAM (DRAM) (1.1.14) using the signals:

- AS address strobe (1.1.1)
- CLEAR general clear (1.1.3)
- DDIS data request from disp. (1.2)
- BRW read/write select (1.1.1)
- CK 8 MHz clock (1.1.15)
- T8 16 μ s clock (1.1.15)
- T11 128 μ s clock (1.1.15)
- BK4 DRAM block select (1.1.6)

- BYDIS RAM busy
- DTACK data acknowledge

- From these are generated:

- RAS row address strobe
- CAS column address strobe
- WEL write enable lower byte
- WEU write enable upper byte

CAS and RAS are needed to service the 8-to-16 line address multiplex in the 2164 DRAMs, allowing 64 K of addressing from eight lines.

WEL and WEU select lower or upper byte in the 68000 address scheme (1.1.1.4).

The following functions are listed in order of decreasing priority:

- GBUS enable RAM for processor bus
- GDIS enable RAM for display
- GCAL enable RAM for calibration DAC samp/hold
- GREF enable RAM refresh

The 9400 DS0 processor runs at a speed which allows refresh to occur at an adequate rate.

Occupation times are typically:

Display with 1000 vectors, about 2.5% at 50 Hz and 3% at 60 Hz.
Calibration sample and hold, about 4%.
Refresh, about 3%.

Thus the mean access time to the RAM is only slightly increased by these functions.

Note that pin 11 of K10 drives the direction control of J23 and J27 in the bus buffering system <1.1.10.1>.

1.1.13 RAM Address Selection

This section <1.1.13.1> uses the signals GBUS, GDIS, GCAL and GREF (1.1.12) to select the RAM function in the order of priority given in (1.1.12). The circuit uses four 74LS257 quad data multiplexers, a 2966 octal buffer and a 74LS244 octal buffer. T9-11 are binary divisions of the 8 μ s clock, and T12-15 are binary divisions of the 128 μ s clock (1.1.15). The addresses are buffered by K22, a 2966 octal buffer.

The RAM is allocated to hardware as follows:

200000 to	2027FE	1st page display	5 K words
202800 to	20FFFE	2nd page display	5 K words
205000 to	20500E	refresh cal S+H	8 words
205010 to	205014	jump for INT7	

Access time by CPU bus is 625 ns; access time by RAM is 500 ns.

1.1.14 Dynamic Random Access Memory (DRAM)


The RAM for the 68000 CPU uses 2164 64 K bit DRAMs, which are organized as single bit memories, so that a bank of 16 ICs makes a 64 K, 16 bit memory <1.1.14.1>. The lines A0-7 (9400 MA0-7) are demultiplexed in the DRAMs to 16 address lines, using RAS and CAS (1.1.12), which are activated in turn.

1.1.15 Clock Generator

The clock generator <1.1.15.1> uses a tank circuit and a crystal, both tuned to 8 MHz, the basic clock frequency for the 68000 in the 9400 DS0. The clock is a 74LS321, giving complementary outputs, and the binary scaled frequencies, T2 and T3. Further binary division is done by K18 and K19, 74LS393 dual 4 bit binary counters, giving periods down to about 2 ms. The flip-flop of the 74LS321 is used to make BRAS at K16 (delayed BAS).

Clock periods and frequencies are - (c = circa)

CK	8 MHz	125 ns	T9	32.25 kHz	32 μ s
T2	4 MHz	250 ns	T10	16.125 kHz	64 μ s
T3	2 MHz	500 ns	T11	c8.062 kHz	128 μ s
T4	1 MHz	1 μ s	T12	c4.031 kHz	256 μ s
T5	500 kHz	2 μ s	T13	c2.016 kHz	512 μ s
T6	250 kHz	4 μ s	T14	c1.008 kHz	1.024 ms
T7	125 kHz	8 μ s	T15	c500 kHz	2.048 ms
T8	62.5 kHz	16 μ s			



CLOCK GENERATOR

Figure 1.1.15.1

1.1.16 Display Controller

This circuit <1.1.16.1> is responsible for the transmission of data to the 9400-2 display board (1.2), for conversion to analog signals representing:

- X horizontal position of spot
- Y vertical position of spot
- DX horizontal velocity
- DY vertical velocity


The display data are stored in a dedicated section of DRAM (1.1.13), which is divided into two pages, 0 and 1, one of which at any times holds the current display, while the other is available for the CPU to build up the next, it response to a demand from the front panel or remote control. The prospective and current page numbers are stored in bits 0 (W/R) and 1 (R only) at L16. At the end of scanning one display page, if the two bits differ, bit 0 is copied into bit 1, and the other page is displayed on the next scan, leaving the now unused page ready for the next time a change to the display is needed.

The control signals have the following functions:

- CK 8 MHz clock (1.1.15)
- SYDIS 50/60 Hz page synchronizing pulse (1.1.8)
- RESET 9400 general reset, turns spot off, centers beam (512,512) (1.1.3)
- BYDIS 0 RAM busy, 1 data ready
- PDIS Load data clock

From 9400-2 to 9400-1:

- PGDIS acknowledge End of page, wait next SYDIS
- DDIS request next data
- PGD 0 display board present



DISPLAY CONTROLLER

Figure 1.1.16.1

The activity on the 9400-2 slot <1.1.16.2> is confined to the period between SYDIS and PGDIS.

The 16 bit word on the 9400-2 slot is built as follows:

Mode	Control	Data
15 14 13	12 11 10	9 8 7 6 5 4 3 2 1 0
M2 M1 M0	B I -	D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

These data are encoded as follows:


- B 0 spot off for positioning
1 spot on for drawing
- I 0 compute only
1 compute and draw
- M 0 to 3 control word
 - 0 end of page, spot centered, await SYDIS
 - 1 mode 0 and mode 3 together
 - 2 no operation
 - 3 load Z with D0-7
- M 4 to 7 coordinate word
 - 4 DX=0 D0-9 absolute next Y
 - 5 DY=0 D0-9 absolute next X
 - 6 DX=1 D0-9 absolute next X
 - 7 D0-4 relative next Y
D5-9 relative next Y
- D 0 to 7 coordinate data

See (1.2) for information on the display board, and (1.1.12)-(1.1.14) for information on the use of DRAM for transmission of data to the display.

Each complete scan, or page, of the display, is initiated by SYDIS, and the 9400-2 returns PGDIS at the end of the page, setting up the next page number to be displayed at L16, a D-type flip-flop, and loading the counters K19, K20, J19 to the first vector address.

Some of the control waveforms are shown in <1.1.16.2>; in order from top to bottom they are:


Y	Deflection of trace (for reference only)
SYDIS	Display synchronization
PGDIS	9400-2 signals page end
BYDIS	RAM busy/data ready
DDIS	9400-2 ready for new data
PDIS	load data clock



Channel 1
1 ms .5 V

Y Deflection of trace (for reference only)
 SYDIS Display synchronisation
 PGDIS 9400-2 signals page end
 BYDIS RAM busy/data ready
 DDIS 9400-2 ready for new data
 PDIS load data clock

Channel 2
1 ms 2 V



Channel 2
1 ms 2 V

Channel 2
1 ms 2 V

Channel 2
1 ms 2 V

Channel 2
1 ms 2 V

Ch 1 50 mV $\times$ =
 T/div 1 ms Ch 2 .2 V $\times$ =
 Trig .96 div + CHAN 1 =

CONTROL WAVEFORMS FOR THE DISPLAY

Figure 1.1.16.2

1.1.17 Calibration Controller


This circuit sends an analog data stream comprising eight levels, using a DAC 800 12 bit DAC <1.1.17.1>, supplied with 12 bit digital data, CDO - CD11, from the RR bus, via J22 and J26, clocked by PCAL <1.1.12.1>. Three other channels of J22 transmit the clock lines <1.1.15.1> to the CA bus, which controls the eight way analog switch H3 <1.1.17.1> <1.1.31.3>. This switch is enabled by CALEN, which is initiated by GCAL and RSEL <1.1.12.1>.

The eight analog signals are generated in the following order <1.1.31.3>:

PCL	Probe calibrator level	<1.1.35.1>
CAL1, CAL2	Frontend calibration levels	<1.1.31.2>
TRIG LO	Low trigger threshold	<1.1.32.1>
TRIG HI	High trigger threshold	<1.1.32.1>
OFFSET 2	Channel 2 offset	<1.1.31.2>
OFFSET 1	Channel 1 offset	<1.1.31.2>
GAIN 2	Channel 2 gain control	<1.1.31.2>
GAIN 1	Channel 1 gain control	<1.1.31.2>


J22 and J26, 74LS534s, hold the sample and hold address and the digital data for conversion by the DAC, which has two preset controls, for gain and for offset.

The signals are shown in <1.1.17.2>, Channel 1 being ACAL, and Channel 2 being CALEN.



CALIBRATION CONTROLLER

Figure 1.1.17.1



SIGNALS FOR THE CALIBRATION CONTROLLER

Figure 1.1.17.2


1.1.18 RS232 Interfaces

There are two identical interfaces, port 1 and port 2, the first dedicated to plotters, and the second to control and data transfer.

The bytes for transfer are buffered on the S bus by L3, a 74LS245 bus transceiver. The S bus is connected to D0-7 of two 2661A dedicated RS232 ICs, L4 and L6, selected by pin 11, CE. The 2661As are clocked at 4.9152 MHz by K9.

Each RS232 interface contains four 8 bit registers, addressed by BA1-2. Port 1(2) uses interrupt level 3(4). Access time is 5 clock cycles at 8 MHz, i.e., 625 ns, and cycle time is 9 clock cycles at 8 MHz, i.e., 1125 ns.


A diagram of the RS232 connectors is given in (4).



RS232 INTERFACES

Figure 1.1.18.1

1.1.19 Minimum-maximum/multiplier Timing



Sheet 7 ECO:1010

MINIMUM-MAXIMUM/MULTIPLY TIMING

Figure 1.1.19.1

1.1.20 Minimum-maximum/multiplier System

This provides <1.1.20.1>:

- Calculation of minimum and maximum of a series of 16 bit data.
- Calculation of minimum and maximum of a series of pairs of 8 bit data.
- Calculation of a 32 bit product from two 16 bit data, the 16 lsbs of the product read first, and the 16 MSBs by a second access. The product is performed by selectable signed or unsigned data. For both functions, min/max and multiply, the data can be loaded by direct addressing or kept for another bus cycle (selectable).

1.1.21 Front Panel Control and Input Coupling Logic

1.1.21.1 Introduction

These circuits <1.1.21.1> <1.1.21.1A> have the following functions:

- Selecting the required couplings at the trigger and frontend.
- Illuminating the appropriate LEDs on the front panel to show the current function selections.
- Reading the positions of the front panel potentiometers.
- Reading the positions of the front panel rotary switches.
- Detecting any operations of the front panel push button switches.

This section should be read in conjunction with (1.5), which describes the front panel controls, (1.1.31), which describes the front end, and (1.1.32), describing the trigger.


1.1.21.2 Input Coupling Selections and Front Panel LEDs

The LEDs and frontend couplings are set up by a serial bit stream feeding serial-to-parallel shift registers on the front panel <1.5.4.1>, on SIN, clocked by SCK; pins 17, 18 of the front panel connector. Signals are sent only when something needs to be changed; for example, on auto, or normal trigger with a repetitive waveform, the READY and TRIGGERED lights toggle, so that a steady stream of data is sent on SIN, which carries four bytes for the couplings and four for the LEDs, with a pause after each byte.


The serial data are generated at H9 <1.1.21.2>, a 74LS165 parallel load shift register, taking its clock rate from the binary counter G18, fed by the 8 MHz clock CK, and loaded by PR2.BRW.


The system clock CK creates the clock SCK at F17. The data are grouped into eight serial bytes. These data are carried on the line CSI <1.1.21.2> to the digital frontend control <1.1.31.2> and trigger control <1.1.32.1>. From there the data go to G17 <1.1.21.1> whence SIN takes them to the front panel LEDs circuits <1.5.4.1>. <1.1.21.2> includes parts of the 9400-5 and 9400-1 boards.

<1.1.21.1A> FRONT-PANEL + INPUT COUPLING LOGIC




FRONT-PANEL BOARD - BLOCK DIAGRAM





COUPLINGS AND LED CIRCUIT

Figure 1.1.21.2



SERIAL BIT STREAM CST/SIN AND CLOCK SCK

Figure 1.1.21.3

The signals are ordered as follows:

F4 F12 E6 E12 F G H I.

IC Selection signals - First 4 bytes

F4	Chan 1	50 ohm	
<1.1.31.2>		DC	
		X1	
		+10	
		+100	
		C16	X8 gain
		C17	X4
		C18	X2
F12	Chan 2	50 ohm	
<1.1.31.2>		DC	
		X1	
		+0	
		+100	
		C26	X8 gain
		C27	X4
		C28	X2
E6		PRCAL	probe cal
<1.1.32.1>		spare	<1.1.35.1>
		BW1	bandwidth
		BW2	bandwidth
		EXT/10	ext trig +10
		CTN	neg trig
		CTP	pos trig
		spare	
E12		CTC1	internal trigger channel 1
<1.1.32.1>		CTC2	internal trigger channel 2
		CTE	external trigger
		CTL	line trigger
		CDC	DC coupled trigger
		CDCHR	DC coupled HF reject
		CAC	AC coupled trigger
		CACLR	AC coupled LF reject

CACLR = CS0, which becomes SIN, driving F,
for which see next page.

IC LED signals - Last 4 bytes


F <1.5.4.1>	INT SAMPL	interleaved sampling
	+	trigger on positive slope
	-	trigger on negative slope
source	CHAN 1	trigger on channel 1
	CHAN 2	trigger on channel 2
	LINE	trigger on power line
	EXT	trigger externally
	EXT/10	externally trigger with +10 atten
G	SEQUENCE	sequence of acquisitions
mode	AUTO	auto trigger
	MODE	
	SINGLE	
trig coupling	AC	
	LF REJECT	
	HF REJECT	
	DC	
H	READY	
trig state	TRIG'D	
channel 2	OVERL'D	
coupling	AC	
	GND	
	DC	
	GND	
	DC 50 ohm	
I	REMOTE	DSO control mode
	BANDWIDTH LT	
channel 2	OVERL'D	
coupling	AC	
	GND	
	DC	
	GND	
	DC 50 ohm	

The clock SCK and the data stream CSI/SIN are shown in <1.1.21.3>.

1.1.21.3 Potentiometers


The front panel potentiometers are multiplexed on the front panel board through 8-to-1 line analog switches <1.1.21.5>, which includes parts of the 9400-1 and 9400-5 boards, and <1.5.2.1>, and received through pin 9 of the 9400-1 connector on the serial analog data line AND. The sampling period is about 1.8 ms. The analog signals go to the LM311 comparator C17 <1.1.21.5>, whose other input comes from the DAC08 8 bit DAC, used as a counting ADC, with the binary counters B18 B19 C19 as the source of digital data. When the digital value reaches a certain value, the DAC output equals the AND level, and the comparator will change state, forcing a preset on the 74LS74 flip-flop. The second half of the flip-flop, clocked by the 4 MHz clock T2, will trigger the monostables H18, raising a level 1 interrupt on INT1. The CPU reads the data from the counter via the buffers B20 C20, which are enabled from BWR.PR2 via G19 pin 8. In addition to the front panel potentiometers this circuit measures five analog values from the analog section of the 9400-1 board.

The 24 analog levels in a typical case are shown in <1.1.21.4>.



ANALOG DATA STREAM "AND"

Figure 1.1.21.4




DAC FOR MEASUREMENT OF POTENTIOMETERS, ETC

Figure 1.1.21.5

1.1.21.4 Rotary and Push Button Switches

The rotary and push button switches are encoded <1.5.3.1> by the 3-to-8 line decoder on the 9400-5, with a period of about 1.8 ms, and the signals from the switch matrix, which arrive on FDO - FD11, are loaded by the three binary up/down synchronous counters B18 B19 C19 <1.1.21.7> (which at other times are used to feed the DAC (1.1.21.3)), feeding the octal buffers B20, C20, and thence the bus BD0-11. The load is made by the monostable F18, triggered by BWR.PR2 from G19, and terminated by FA4.FA5 via F19 pin 6 and a resistor diode chain. As an example of the waveforms to be expected, the signals on FDO are given for two cases <1.1.21.6>, "TRACKING" and "EXPAND A" pressed, top two traces, and "TRACKING" only pressed, bottom trace.

The signals for addressing the switch matrix and the analog switches on the 9400-5 are sent on FA1-5, from C18, a 74LS174 hex flip-flop, latching from BA1-5.



SIGNALS ON FDO IN A TYPICAL CASE

Figure 1.1.21.6

1.1.22 Battery Backup Circuit

The battery backup system powers one 6116 CMOS low power static RAM, with a capacity of 2 K bytes, at the odd addresses, i.e., the low order bytes, of the 68000. The other bytes would read as zero. The backup RAM is addressed at 1D0000 to 1D07FE. Access time is 5 clock cycles at 8 MHz, i.e., 625 ns. This circuit <1.1.22.1> is selected by PR5 (1.1.6) during the power up phase (1.1.3), and at times when new data need to be written to this memory, which stores all the settings of the 9400 DSO which are current at the time of power off.

The array of diodes ensures that the 6116 RAM receives the correct Vcc during normal running, and that while the DSO is off, its Vcc is in the standby range, which draws little current, while retaining the data for over one year at temperatures below 40C, on a fully charged battery. Charging current is drawn from the 9400-9B board (1.9), and is such that about forty hours use of the DSO must elapse before the battery is fully charged.

The BATT level goes to a2 of the DMA slot for use by the realtime clock on the 9401-2 (1.1.11) (1.12).

1.1.23 Temperature Measurement

On 9400-1 boards Rev D and after, there is a temperature measurement system. The digital value is read at 1A002C in the front panel area, after the last analog datum. The temperature is transduced by an NTC resistor, NT6; see bottom right of <1.1.21.1>. The precision of the Celsius temperature is 2C or 10%, whichever is the greater. The logarithmic R-T relationship is approximated by the piece-wise linear algorithm:

-	14	<	n	41		101C	>	T	>	84C
-	40	<	n	216		85C	>	T	>	26C
-	215	<	n	241		27C	>	T	>	9C

Where n is the value from the front panel ADC (1.1.21), and T is the centigrade temperature. The algorithm is accurate to better than 1% in this range.




ECO:1009

Figure 1.1.22.1

1.1.24 Timer

This circuit <1.1.24.1> provides a timer with a maximum period of about one minute, derived by counting down from T14, the 1.024 ms clock, using two 74LS393 dual 4 bit binary counters, H6 and H7, buffered by two 74LS374 octal buffers. The timer is used for several functions for which a relatively long period is needed, e.g., timing Auto trigger, turning off the display in Normal trigger when no trigger appears, and putting messages on the screen.



TIMER

Figure 1.1.24.1

1.1.25 DMA Slot

The slot nearest the CRT on the right (1.1.11) carries the 9400-6 board in older 9400 DSOs, and in newer ones it carries the 9401-2 board. This slot provides direct memory access (DMA), and is foreseen as a means of expanding the versatiltiy of the 9400 DSO, as well as a means of using a tester such as the 4928.

The slot addresses the interrupt levels 2, 6 and 7 (1.1.7), assigned as follows:

- 2 peripheral device, e.g., floppy disk
- 6 GPIB
- 7 test

From this slot the processor can be controlled by commands such as HALT, RESET, BOOT, DMA dialogue line.

Analog Section of 9400-1 Board

Contents

1.1.30	Introduction and Block Diagram
1.1.31	Frontends
1.1.32	Trigger
1.1.33	External Trigger
1.1.34	Calibration System
1.1.35	Probe Calibration
1.1.36	Input Overload Detection
1.1.37	Power Supplies

1.1.30 Analog Sections of 9400-1


Introduction

The 9400-1, as well as carrying the main processor and many of the digital control functions of the 9400 DSO, includes also a number of analog circuits and mixed functions. They are shown in the block diagram <1.1.30.1>, and include:

- Input coupling selection - each channel
- Frontend amplifier/attenuator hybrid:
 - Each channel, including:
 - Fine gain control
 - Coarse gain control
 - Bandwidth control
 - Trigger bleed off
- Trigger selection of:
 - Source
 - Coupling
- Self-calibration circuits
- Probe calibrator circuits

Where there are two systems, one for each channel, this manual will describe Channel 1; Channel 2 is identical.

Because the analog circuits are controlled by the digital part of the 9400-1 board, it is necessary to look at several sections, particularly (1.1.17) and (1.1.21).



ANALOG BLOCK DIAGRAM

Figure 1.1.30.1

1.1.31 Frontends

1.1.31.1 Introduction

The outline for one channel is shown in <1.1.31.1>. Bracketed data refer to Channel 2. The input stages are based on the LeCroy hybrid HVV200, which contains accurate high frequency amplifiers with variable gain, and circuits to switch gain ranges and bandwidth.


1.1.31.2 Input Coupling and Protection

The signal from the input socket is switchable by relay from the 50 ohm to the high-Z input of the HVV200. The 50 ohm input is also connected to CAL1 (CAL2), for the purpose of calibration, which takes place whenever a channel control or bandwidth control is changed. A signal presented by CAL1 (CAL2) is digitized by the channel, and the resulting information enables the processor to adjust the channel until the result is correct.

The digital control lines are shown in <1.1.31.2>, while the analog controls are in <1.1.31.3>.

AC/DC selection is by relay. Diodes type HP2810 and BAV45 provide protection of the hybrid against overload on the high impedance input. The 50 ohm resistors and the hybrid are protected by thermocouples on the resistors, which feed the overload detection circuits (1.1.36). In addition, a series 18 ohm resistor is added, followed by two clamping diodes type BAW62, to protect the 50 ohm input of the hybrid.

The HVV200 uses considerable power, and requires a substantial heat sink.



Sheet 14

ECO 1007

FRONTEND HYBRIDS HVV200

Figure 1.1.31.1

1.1.31.3 HVV200 Hybrid

The HVV200 hybrid contains circuits to control:

- Stepped attenuation
- Continuously variable gain
- Continuously variable offset
- Bandwidth limit

The internal functions of this hybrid will not be described in this manual.

The control lines are <1.1.31.1>:


CS11-18	(21-28)	CS1-8	digital	<1.1.31.2>
OFF1	(OFF2)	offset control	analog	<1.1.31.3>
GAIN1	(GAIN2)	gain control	analog	<1.1.31.3>
BW1	(BW2)	bandwidth control	digital	<1.1.32.1>
C16-18	(26-28)	stepped attenuate	digital	<1.1.31.2>

The output of the HVV200 goes to an SMB socket on the 9400-1; a coaxial cable takes the signal from there to the input of the 9400-3 ADC board (1.3). The output also drives an emitter follower which feeds the trigger line TCH1 (TCH2) for the internal trigger function.

The functions of the HVV200 are shown in <1.1.31.1A>.


1.1.31.4 Control Lines

The various digital control lines are buffered by TTL logic, except for the relay drivers <1.1.31.2>.



HVV200 FUNCTIONS

Figure 1.1.31.1A



DIGITAL FRONTEND CONTROL

Figure 1.1.31.2

1.1.31.5 Digital Frontend Control

The control lines for the frontends are derived from CSIP <1.1.31.3> (1.1.21.1)(1.1.21.2) (which include complete schematics for the controller, and typical waveforms), via the serial-to-parallel shift registers F4 and F12, clocked by SCKP (same references). The lines from F4 and F12 are decoded into the C11-13, CS11-18, C21-23, CS21-29. <1.1.31.2>.


C11	DC	AND	50 ohm
C12	DC		
C13	X1	AND	NOT 50 ohm
CS11	+100	AND	50 ohm
CS12	+10	AND	50 ohm
CS13	X1	AND	50 ohm
CS14	50 ohm	AND	NOT CS13
CS15		NOT	50 ohm
CS16	+10		
CS17		NOT	SC16
CS18	+100		

1.1.31.6 Analog Frontend Control

These circuits <1.1.31.3>, control the analog functions of the HVV200 hybrids:

- | | | |
|---|---------|----------------------------------|
| - | GAIN1 | Channel 1 gain control |
| - | GAIN2 | Channel 2 gain control |
| - | OFFSET1 | Channel 1 offset |
| - | OFFSET2 | Channel 2 offset |
| - | CAL1 | Channel 1 calibration signal |
| - | CAL2 | Channel 2 calibration signal |
| - | TRIGHI | Upper trigger threshold (1.1.32) |
| - | TRIGLO | Lower trigger threshold (1.1.32) |

These signals are demultiplexed by the DG508 8-way analog switch H3, addressed by CA1P-CA3P, derived from CA1-3, and enabled by CALEN (1.1.17). Note that PCL goes to the probe calibrator (1.1.35). The analog signals are buffered by op-amps G5 and G6, the calibration lines needing pairs to get enough drive, with protection against damage from channel input signal overdrive. The signals ACAL and CALEN are shown in <1.1.17.2>.



ANALOG FRONTEND CONTROL

Figure 1.1.31.3




Figure 1.1.32.1

1.1.32 Trigger Circuits

The 9400 DSO provides for internal trigger (1.1.31.3), line trigger (1.1.8), and external trigger at two sensitivities (1.1.33). Since it is extremely important, in view of the need to sample at very high rates, especially the effective rate with random interleaved sampling (RIS), to achieve accurate timing, the trigger modes must be switched with switches which cause little delay to the signal.

These are provided by diode bridges <1.1.32.1>. Their inputs are on the left, and their outputs are on the right, with the diodes in the conducting state for an "on" switch. The switches are driven from the parallel output shift register E12, a 74LS164. The outputs drive the transistor triples such as Q15-17, so that when a shift register output is low, Q15-16 conduct and cut off the diodes.

The four trigger inputs are:

- LTR <1.1.8.1> 50/60 Hz square wave
- TCH1 <1.1.31.1> int trig from HVV200 output
- TCH2 <1.1.31.1> int trig from HVV200 output
- ETR <1.1.33.1> ext trigger front panel input

The outputs from the four switches on the left of <1.1.32.1> are in parallel, and feed the four coupling selectors on the right, again controlled by E12. The options are:

- CACLR AC coupled, low frequency reject
- CAC AC coupled
- CDCHR DC coupled, high frequency reject
- DC DC coupled

The outputs from these second switches go to the two comparators of the LeCroy MVL407, and thence to the ECL output stage A13, whose complementary outputs go to two SMB connectors which feed the timebase board, 9400-4 (1.4.8).


The MVL407 is controlled by the levels TRIGHI and TRIGLO, which are derived from G4, <1.1.31.3>.

The controller for the shift registers E6, E12 is described in (1.1.21.1)(1.1.21.2).

1.1.33 External Trigger

The external trigger <1.1.33.1> feeds A3, a LeCroy hybrid which contains a switchable attenuator, controlled by the ATT lines, pins 6 and 7, and a comparator, feeding Q5, from which the ETR line goes to the trigger switches <1.1.32.1>. The attenuation is switched by E5, controlled by E6, the second parallel shift register in <1.1.32.1>.

Compensation and diode protection are provided at the external trigger input.



EXTERNAL TRIGGER CIRCUIT


Figure 1.1.33.1

1.1.34 Calibration System

The 9400 DSO employs a system of auto-calibration for the gain of each channel, so that the sensitivity of each channel is always known, even when the fine gain control is not at its X1 position. The calibration takes place at power up, and is repeated every time any front panel control is adjusted.

This is accomplished by means of the CAL1 and CAL2 levels applied at the 50 ohm inputs of the frontends <1.1.31.1> and generated from the analog demultiplexer <1.1.31.3>, from the analog data stream ACAL <1.1.17.1>. The digitization of CAL1 and CAL2 provides the processor with information on the overall gain of the channels, from the input to the digital bus. Clearly the system relies on the accuracy of the input resistors and of the DAC and the transmission of ACAL to the frontend.

The system is summarized in <1.1.34.1>.



CALIBRATION SYSTEM

Figure 1.1.34.1

1.1.35 Probe Calibrator

This circuit <1.1.35.1> drives the calibrator output on the front panel, providing a square wave or a DC level of accurately known amplitude. The circuit is based on a CA3046 transistor array, with the pair used in long tail connection. The output transistor has feedback to the base to define the gain, and to enable frequency compensation to be included.

The slider of the preset potentiometer is connected to ANI46, one of the analog input lines which are fed back on the front panel board (1.5.2) via an analog switch to the 9400-1 (1.1.21.3) for measurement.


The lines PRCAL and T14 <1.1.15.1> can be used to control the CAL output. PRCAL <1.1.32.1> E6 is high for a square wave output, and low for DC. T14 is a square wave of period 1.024 ms, derived from the 8 MHz clock (1.1.15). PCL is derived from the analog controller G4 <1.1.31.3> <1.1.17.1>.

The amplitudes available are:

- | | | |
|---------------|------------|-------------------|
| - into 1 Mohm | 0 to 5 V | DC or square wave |
| - into 50 ohm | 0 to 0.5 V | DC or square wave |

The DC levels are available only under control of DSO tester.

The risetime is about 75 ns, with a fall-time of about 200 ns.




PROBE CALIBRATOR

Figure 1.1.35

1.1.36 Overload Protection 50 Ohm

In order to avoid overheating of the 50 ohm input resistors, which could permanently alter their value, they are each provided with a thermocouple, connected to an operational amplifier <1.1.36.1>, which sends a DC level via ANI40 or ANI38 to the analog switch on the front panel board <1.5.2.1> E, which delivers the levels the 9400-1 board (1.1.21.3) for assessment. Each amplifier has a preset offset control. T are resistors selected to set the gain.




50 OHM OVERLOAD PROTECTION

Figure 1.1.36.1

1.1.37 Power Supplies

The precision levels needed by the analog circuits are provided by four regulators <1.1.37.1>, situated near the center of the 9400-1 board. These regulators also provide low frequency noise rejection for the supplies to critical circuits. The two 12 V regulators, F10 and F11, must be matched for voltage output.



Sheet 16 of 18 ECO:1010

9400-1 POWER SUPPLIES

Figure 1.1.37.1

1.2 9400-2 Display Board

Table of Contents

1.2.1	Introduction
1.2.2	Bus Servicing and Decoding
1.2.3	X and Y DACs for Position
1.2.4	Luminance DAC
1.2.5	Reset and Protection Circuits
1.2.6	Deflection Processing - Rate Integrators
1.2.7	Deflection Processing - Linearity Correction
1.2.8	Deflection Processing - Power Amplifiers
1.2.9	CRT Power Supplies

1.2 9400-2 Display Board

1.2.1 Introduction

This board controls the CRT display, taking digital data from the 9400-1 bus, converting them to analog form, and producing signals to control the position and brightness of the spot on the screen. (The spot position will be referred to in this section even for the case where the beam current is turned off, to avoid circumlocution).

The image consists of a number of straight lines - vectors - making up one scan, or page, of the display, the pages being repeated at the frequency of the public power supply, 50 Hz or 60 Hz, which means that any stray magnetic fields at that frequency will not cause the image to wobble - only a steady deflection will be seen, which is much less objectionable, especially as the grid and waveforms will be distorted equally. The vectors are all drawn at about the same speed, so that a constant trace intensity is simply obtained.

Each page of the display consists of a number of vectors, some of which are visible, while others, used when non-contiguous parts of the image are to be drawn, are invisible. The vectors can be further classified into vertical, horizontal, and sloping lines, each requiring different data from the 9400-1.

The analog position signals are generated by X and Y DACs, as are the velocity data, but the velocities are further processed by two EPROMs, which give the components of velocity needed to make sloping lines. The resultant speed of the spot on the screen is always the same, which simplifies the brightness control, and also means that for each component, the maximum rate is the same, simplifying amplifier design.


The CRT is magnetically deflected, which enables a large screen to be used, with a high final anode potential giving a sharp, bright trace; since the scan is not in real time, the image forming system can be optimized entirely for image quality with no compromises of the kind which arise with high writing speeds. The resolution of the display is 10 bits, 1024 points, on each orthogonal axis, the center, corresponding to zero yoke current, being at (512,512). The deflection processors include corrections for the non-linearity of the current position relationship.

The amplifiers must be capable of handling considerable power, because the load is inductive, which means that the theoretical class B efficiency with resistive load cannot be approached.

If an unsuitably long time base period is chosen, there will be so many waveform cycles to be drawn that the page may take more than one, or even more than two or three line cycles, in which case the scanning frequency drops to the next possible sub harmonic of the line frequency, resulting in unpleasant flickering. With any realistic settings this effect will not occur.


As well as controlling the screen image, the 9400-2 generates the DC levels needed by the CRT for accelerating and focusing the electron beam, as well as some of the protection circuitry which prevents the phosphor from being damaged in a variety of circumstances, some which occur during normal running of the DSO, and others which would arise as a result of a fault.

The main functions of the 9400-2 board are shown in the block diagram <1.2.1.1>; they will be described roughly in order from bus to deflection coils. Further information will be found in (1.1.16) which describes the display controller.



9400-2 BLOCK DIAGRAM

Figure 1.2.1.1



Sheet 1 Eco:1004

9400-2 DECODING CIRCUITS

Figure 1.2.2.1

1.2.2 Bus Servicing and Decoding

The 9400-2 uses 16 bus lines <1.2.2.1> of which the 10 LSBs are used as follows:

- D0-7 brightness control of spot on screen
- D0-9 position of spot on screen

while the 5 LSBs are used for mode control purposes:

- D11 0 spot move 1 spot leave
- D12 0 spot off 1 spot on
- D13-15 decode to 8 image control functions:
 - 0 page end, center spot, wait for SYDIS
 - 1 mode 0 and mode 3 together
 - 2 NOP
 - 3 load spot intensity D0-7
 - 4 DX = 0 Y position D0-9
 - 5 DY = 0 X position D0-9
 - 6 DX = 1 Y position D0-9
 - 7 DX = D5-9 DY = D0-4

In addition, there are several control lines to and from the 9400-1:


9400-1 to 9400-2:

- CK 8 MHz clock
- RESET general 9400 reset, await SYDIS
- SYDIS start page, 50/60 Hz
- BYDIS 0 RAM busy, 1 data ready
- PDIS load data clock

9400-2 to 9400-1:

- PGDIS end of page acknowledge
- DDIS ready for next data
- PGD display blocked

The 10 bit image deflection data go to the three 74LS96 asynchronous 5 bit shift registers, D3-5, which send a serial stream to the 74LS96 shift registers E4 F2 G6 H2 I4 I3, the flip-flops E3 F1 G5 H1, and on to the DACs. The luminance data go straight to the buffer J4, and thence to the Z-DAC J3.



CONTROL SIGNALS FOR THE DISPLAY

Figure 1.2.2.2


This diagram <1.2.2.2> shows the control signals for a simple example of a display, including one grid, and one trace with the accompanying settings data. The first picture shows the actual screen image on one 9400 DSO. The other pictures are taken from a second DSO which probed first. The signals shown are (from top to bottom):

Y	The vertical deflection signal
SYDIS	Display sync
PGDIS	Page end
BYDIS	RAM busy/data ready
DDIS	9400-2 ready for next data
PDIS	data strobe

It will be seen that there is more activity than the number of vectors would seem to require - this is because long vectors are drawn in segments of no more than a quarter of the screen size.

1.2.3 X and Y DACs for Position

The parallel data from the final registers F1, G5 and H1, <1.2.2.1> are used by the 10 bit X and Y DACs G4 and G2, to make the analog position data for the next spot position <1.2.3.1>, the signals going respectively to the X and Y deflection processors. The S data from E3 and F1 go to the 2 K byte EPROMs E1 and E2, which contain conversion tables which convert the input data to X and Y velocities, with 8 bit precision. The VX and VY signals go to the two deflection processors (1.2.6).




X AND Y DACS FOR POSITION AND VELOCITY

Figure 1.2.3.1

1.2.4 Luminance DAC

The 8 bit DAC J3 is loaded from the register J4, clocked by C1, at a slightly different time than the clocking of X and Y <1.2.4.1>, a subtle effect of the deflection coil impedance, so that turning the trace on and off coincides exactly with the change in velocity of the spot. Note that Z actually cuts off the beam between vectors for a very short time, so that the Z waveform consists of flat sections with spikes. Z goes more negative to increase brightness. The Z line is pulled up <1.2.5.1> in the event of various problems which would cause phosphor damage. The 9400 DSO does not have a means of detecting scan loss, so power should never be applied unless both deflection coils are in place.




LUMINANCE DAC FOR Z

Figure 1.2.4.1

This diagram shows the brightness signal for the same screen as in <1.2.2.2>. The functions shown here are (from top to bottom):

Y Vertical deflection signal
 Z Brightness signal, negative excursion = brighter
 TP11 Z DAC test point, positive excursion = brighter



BRIGHTNESS SIGNALS FOR A SIMPLE DISPLAY

Figure 1.2.4.2


1.2.5 Reset and Protection Circuits

RESET is the general 9400 DSO reset, which is held low during power up reset (1.1.3) and during auto reboot (1.1.2) should that event occur during DSO operations. If the RESET line goes low <1.2.5.1> the spot is taken to the middle of the screen, by XA, YA, XB, YB <1.2.8.1> and the beam is cut off by Z.

The RESET line goes to a 2N5962 emitter follower, which, with the 1N748A Zener diode, produces a small negative potential at AMPL OFF. If RESET goes low, AMPL OFF turns on Q41-42, and Q51-52, pulling YA, YB and XA, XB toward ground, and cutting off the signal to the output stages of the deflection amplifiers. At the same time, Q66 turns on, making Z go sufficiently positive to cut off the CRT beam current.

The thermal switch will have the same effects, if the temperature of the heat sink of the power MOSFETs in the power amplifiers should reach 80 C.

In the event of the +5 V line going down, AMPL OFF is pulled down as for a reset, cutting off beam and deflection. Several other protection modes are provided on the 9400-7 CRT board (1.7), to protect the sensitive CRT phosphor.




RESET AND PROTECTION CIRCUITS

Figure 1.2.5.1

1.2.6 Deflection Processing - Rate Integrators

1.2.6.1 Principal of Operation

The function of the rate integrators is to produce a succession of linear ramps at the right rate for moving the CRT spot between successive X and Y points. The basic idea is that the integrator is presented with velocity data, and final position data as shown in the notional diagram of the principle <1.2.6.1>. The integrator ramps until the comparator toggles, at which point the process stops and new data are requested.



BASIC INTEGRATOR OPERATION

Figure 1.2.6.1

1.2.6.2 Actual Integrator Functions

There is one rate integrator for each deflection axis; as they are identical, only one will be described <1.2.6.2>. The position signal X passes through the buffer I1, and drives the base of Q26. The rate signal VX drives the emitters of Q19-20, one of which will be on. Note that the current mirror Q16-20 has the extra transistor Q18, so that the accuracy of the current match is greater than in a simple mirror, where the two currents differ by one base current.

The precision high stability 150 nF capacitor charges at a constant rate, driving the follower Q21, which passes on the signal for further processing. This signal is also fed back via a Zener diode to Q25 base.


Because one LSB of the position DACs corresponds to only 4 mV, several pairs of transistors must be matched to this accuracy. The pairs are:

Q1-2 Q4-5 Q12-13 Q16-17 Q19-20 Q27-28.

While the capacitor is being charged or discharged during a vector, the long tail pair Q25-26 will hold one transistor on and one off, in each pair, Q19-20, Q27-28 and Q29-30. Therefore, one transistor will pull EOVS high. Note that EOVS and EOVS are wire ORed, and they act on the CLEAR of D2 pin 1. When the voltages at T9 and T10 become equal, neither Q29 nor Q30 will conduct, because the b-e drop of Q29-30 plus diode drop BAV45 is more than the voltage across the 240 ohm resistor. Thus EOVS will drop, and clear D2, disabling the EPROMs via C2 pin 13. The wire OR means that although circuit tolerances will cause either X or Y to terminate first, the trace will then disappear, so that a little kink at the end is not seen.

EOVS/EOVS therefore show a succession of narrow spikes at T2 in a working system. C2 pin 10 drives C1 to turn off Z, which also makes a spike at the end of each vector.


The waveform from the Y deflection DAC <1.2.6.3> is shown with the eventual deflection signal for the same case as in <1.2.2.2>.



RATE INTEGRATOR SCHEMATIC

Figure 1.2.6.2

Upper waveform is required deflection signal
 Lower waveform is input to integrator




SIGNALS AT THE INTEGRATOR INPUT

Figure 1.2.6.3

1.2.7 Deflection Processing - Linearity Correction


The deflection system in a magnetically deflected CRT is complicated by the fact that the angle of beam deflection is, in principle, proportional to the yoke current, while the displacement on the screen is roughly proportional to the tangent of the deflection angle, as the screen is nearly flat. Some corrections can be made by careful yoke design, but there remains a non-linearity which must be corrected, although the linearity need not be absolutely perfect, because the grid and the waveforms are generated by the same system. Nevertheless, a good appearance of linearity is desirable.

To counteract the increasing rate of change of TAN A at higher A, the correction circuits <1.2.7.1> increase the negative feedback at higher deflections, through the non-linearity of the diodes at op-amp J1 pins 1 and 2. The other half of J1 provides an inverting buffer and a means of presetting the gain to the correct value. Offset is adjustable by a movable pick-off from the Zener diode.




NON-LINEARITY CORRECTION

Figure 1.2.7.1



POWER AMPLIFIERS

Figure 1.2.8.1



X, Y AND Z WAVEFORMS TO PRODUCE A SIMPLE DISPLAY

1.2.8 Deflection Processing - Power Amplifiers

The X and Y amplifiers are linear amplifiers which use feedback from the 1 ohm resistor in series with the deflection coils <1.2.8.1> to produce an output current which is proportional to input voltage, the gain being 1A/V.

The input stage Q58-61, is a high gain subtraction stage, whose output is the difference between the input and the feedback. Q57 is follower to feed the driver stages Q49 and Q54 via the level shifters, which each comprise a Zener diode and a resistor. The drivers feed power MOSFETs, which supply the deflection current. Because these devices have large gate capacitance, substantial drive current is needed.

To protect against excessive current demand upon the MOSFETs the two 0.5 ohm current sensing resistors feed back a signal which turns on Q50 and Q53 if the current reaches a preset limit.

To keep a standing current in the MOSFETs in the absence of drive (for no feedback system can work if there is no gain) the 5 k potentiometer is adjusted to drive the current mirrors Q47-48 and Q55-56 at the correct level.

Catching diodes are provided on the MOSFET gates, and also on the drains, to guard against inductive effects from the load. Note that voltage waveforms measured in the amplifier will, in general, have more spikes than the input voltage and output current signals, because of the inductive load. A 27 pF capacitor across the load gives high frequency stability.

Waveforms for a display with one simple waveform and a grid are shown in <1.2.8.2>, in which the top part of the diagram shows what appears on the screen, while the middle two sections show signals obtained by probing with a second 9400 DSO, Y deflection above, and X deflection below. At the bottom the Z signal is included; it goes more negative to increase brightness.

From right to left can be seen the X and Y waveforms which produce:

- horizontal grid lines,
- vertical grid lines,
- various small features,
- the displayed waveform.

1.2.9 CRT Power Supplies

1.2.9.1 Introduction

The CRT requires several power supplies at different voltages, for the cathode, the control grid, the electron gun, including focusing, and the final anode. These are all supplied by an oscillator based circuit on the 9400-2 board <1.2.9.1>.

The supplies are as follows:

- | | |
|-----------------------------------|-----------------|
| - heater for cathode | 15 V DC |
| - cathode, from luminance circuit | |
| - grid, variable, | 0 V approximate |
| - anode 1 | 400 V DC approx |
| - focus electrode | variable DC |
| - final anode | 11 kV DC |

The distribution and control of these supplies is described in (1.2.4) and (1.7), as well as in this section.


1.2.9.2 Oscillator

The oscillator which drives the EHT generator is 3524 single chip device which is timed by an RC time constant, connected at pins RT and CT of the 3524. The RC voltage is sensed by a comparator, whose reference is derived from an error amplifier, the shutdown control being unused in this application.

In uncontrolled free running oscillation the device would generate pulse at the transistors SA and SB, with a half cycle difference; in this application they are wire ORed so that the effective output frequency is doubled. The duty cycle of these pulses is a function of the comparator reference level.

In fact, the behavior of the oscillator is considerably modified by the various feedback loops provided. These are described in the next section.

TRANSFORMER PINOUT:
TOP VIEW (COMPONENT SIDE)



Sheet 7 of 8 Eco : 100 4

CRT POWER SUPPLIES

Figure 1.2.9.1

1.2.9.3 EHT Driver Stage

This is the part at the bottom of the schematic. The SA+SB output drives the complementary emitter follower pair, Q62-63, to give the current drive to the MOSFET F5, which although in principle a voltage driven device, has a large interelectrode capacitance which requires current if a fast risetime is needed. The saturated transformer allows a current ramp in the MOSFET, which is suddenly turned off by Q63. The stored energy is used at the secondary to drive the following:

- BG1895 multiplier to generate final anode voltage
- LM60 and reservoir to generate 600 V
- MR816 and reservoir to generate 60 V

The SB360 in the FET drain path prevents the built-in reverse protection diode of the FET from damping the oscillation of the transformer after one half cycle. The oscillation would in fact continue for several cycles, but for the way the feedback comes into play.


1.2.9.4 Feedback Controls

- Feedback from B on the transformer, via a long tail pair eventually reaches a 2N5770, which discharges the timing capacitor at pin CT, prematurely ending the timing cycle.
- Feedback from FET source. This is a current sensor, feeding the +SENSE input of the oscillator, to control current limit.
- Feedback from UF, the multiplier input, to the inverting input of the error amplifier, gives stabilization of the EHT voltage, since the impedance of the multiplier is low relative to that of the CRT. If the current demand of the CRT is raised or lowered because the brightness controls are adjusted, or because the complexity of the image is changed, the UF voltage trips the comparator at a different time, altering the duty cycle at SA+SB.

1.3 9400-3 ADC Boards

Table of Contents

1.3.1	Functional Outline of the 9400-3
1.3.2	Clock Management
1.3.3	Track-and-hold
1.3.4	Dual Rank ADC, Functional Outline
1.3.5	First Rank ADC
1.3.6	Second Rank ADC and Rank Merging
1.3.7	Frequency Reduction and ECL to TTL
1.3.8	Multiplexing into the RAMs
1.3.9	Memory Control and Direct ADC Read
1.3.10	Memory Array and Readout Buffers



BLOCK DIAGRAM OF 9400-3 ADC BOARDS

Figure 1.3.1.1

1.3 9400-3 ADC Boards

Each DS0 contains two of these boards, one for each analog input channel. The functions of these boards are:

- Track and Hold analog data from preamplifiers
- Convert held samples to 8 bit words
- Write 8 bit words into 32 K RAM at current address
- Hold digital data in RAM until required
- Read 32 K RAM and send data to processor

1.3.1 Functional Outline of the 9400-3

The main functions of the ADC boards are shown in <1.3.1.1> and they will be described in a progression from the analog input to the memory output to the bus. It will be seen from the schematic (8.3) that there are numerous preset controls on the ADC boards. These must not be adjusted in the field; each one requires calibration using LeCroy test gear designed for this board. Furthermore, changing hybrids and other parts at the frontend of these boards will also create a need for recalibration.

The 9400-3 boards are controlled by the 9400-4 board, which sends clock signals, control signals, and addresses to the 9400-3. There are two groups of clock signals, the fast clock, CK, which is always 50 MHz or 100 MHz, which governs the track hold and ADC, and the memory writing clock, CKR, which, with SYNC, runs at a wide range of frequencies to accommodate the many different time base settings of the 9400 DS0. Thus at all but the fastest time base settings, the 9400-3 makes many more samples than are actually used by the DS0.

Because, at many of the faster settings, the static RAMs cannot keep up with the supply of samples, the data are multiplexed, at first into two streams, then into 16, so that each memory IC is exercised relatively infrequently. The data are buffered into the 9400-1 in two ways. In normal mode the data would be written into the static RAMs during an acquisition, and read out afterwards. In roll mode, which is employed at the very slowest time base settings, the data are sent straight to the 9400-1 board for processing on to the display.

A table relating clock rates to time base settings will be found in (1.4).


1.3.2 Clock Management

The analog sections of the 9400-3 use three lines of the clock bus, <1.3.2.1> pins 2 and 3, CK, which are antiphase 100 MHz or 50 MHz signals, and pin 5, RATE, which is a level which is high for 100 MHz, low for 50 MHz. All the clock bus signals are generated on the 9400-4 <1.4.6.1>.

ECL line receivers A1 transmit the clock to the HSH202 sample-and-hold via the long tail pair Q3-4. There are four preset adjustments associated with this circuit:

- P1 Adjustment of track hold ratio
- P4
- P5
- 1-5pF These three adjustments are tuned up during manufacture to minimize two unwanted effects in the sample-and-hold circuits. These are:
 - Recovery spikes, which are glitches that could appear in the analog output as a result of digital breakthrough at the transitions between track and hold.
 - Track hold step, an unwanted level shift that can occur between the track phase and the hold phase.

The clock also goes to Q2, which is saturated, and acts as a level shifting diode, and Q1, an emitter follower to drive the 75 ohm delay line which is needed to time the functions of the dual rank ADC. The RATE level at A2 is used to select the clock rate to the second rank ADC B6.




1.3.3 Track and Hold

These functions are based on the HSH202 hybrid which was developed at LeCroy SA. The circuit <1.3.3.1> contains an accurate amplifier with high gain, and a gate/hold function. In the track function, the device acts as an amplifier with two outputs, one used to feed the ADCs, (pin 15) and the other for feedback, via the compensation trim RC network. There are two presets for the HSH202, neither of which is field adjustable without the special test gear for the 9400-3 board. The presets are:

- P3 Hold rise/droop adjustment.
At the correct setting, the output voltage neither drifts up nor drifts down during the hold phase.
- 0.5-2.5pF Amplifier compensation, set to give maximum bandwidth without undue overshoot on step responses.

The clock inputs are used to make the transitions between the track phase and the hold phase.



TRACK AND HOLD SCHEMATIC AND BLOCK DIAGRAM

Figure 1.3.3.1

1.3.4 Dual Rank ADC Functions


The 9400 DSO uses dual rank ADCs in the 9400-3 ADC boards, because the manufacture of a sufficiently fast and accurate ADC by other methods is impracticable. The successive approximation method is too slow, while an 8 bit flash ADC would require 255 fast comparators, as well as 255 accurate levels and a fast encoder to encode the result on to eight lines.

The dual rank system is a compromise which takes advantage of the speed of the flash method, while restricting the size of each rank to a manageable level. The principle is shown in <1.3.4.1>, and although it looks fairly simple, its accurate implementation at high signal and sampling frequencies is far from easy.

The basic idea is to make a fast coarse conversion of the data, and then to reconvert the result with a DAC, the output of which is subtracted from the original signal to make the input for the second rank, which does the fine scale conversion. Finally, all the bits can be latched into a register. The 9400 DSO uses a slightly more complicated system, merging a 3 bit ADC with a 6 bit ADC to make an 8 bit result (1.3.6); the redundancy allowing the use of a technique which greatly reduces the chance of large glitches ("fliers") at rank boundaries, namely, to make the range of the second ADC only a half of one step of the first ADC, instead of making it equal. Furthermore, the step size of the first rank ADC is passed on to the reference inputs of the second, so that compensation for drift can be made.

The function of the system can be understood by considering a simple example, a ramp input to the ADC. The first rank produces a coarse staircase waveform, which when subtracted from the input produces a set of smaller ramps from which the second rank makes the LSBs. The original and subtracted signals are shown in <1.3.5.3>.

For simplicity a 4+4 dual rank ADC is shown here, rather than the 3+6=8 system used in the 9400 DS0. The functions of the 3+6 system are explained in the text.




PRINCIPLE OF DUAL RANK ADC

Figure 1.3.4.1

1.3.5 First Rank HADAC


1.3.5.1 Introduction

This is a hybrid developed at LeCroy for the 9400 DSO. A simplified block diagram is shown in <1.3.5.1>, and the schematic of the HADAC and support circuits is shown in <1.3.5.2>. The analog signal from the hold hybrid enters at pin 31 and is flash converted by a 3 bit ADC, effectively to eight levels, seven of which are encoded into three digital bits which will become the three most significant bits of the final ADC output. The data are reconverted to analog in the usual dual rank way, the result being subtracted from the delayed input from the hold hybrid. The delay cable, being physically small, to encompass 13 ns in a small volume, has not quite the desired response at the highest frequencies, and a simple compensation network follows it. The result of the subtraction goes to the second rank flash ADC.



HADAC BLOCK DIAGRAM


Figure 1.3.5.1



FIRST RANK ADC AND SUPPORT CIRCUITS

Figure 1.3.5.2

This diagram shows the result of a moderate overdrive of the HADACG with a ramp waveform. The lower trace is the output of the HSH202, and the upper trace is the output at pin 23 of the HADACG. The signal frequency was about 1 kHz, so the actual sampling.



OUTPUTS OF HSH202 AND HADACG

Figure 1.3.5.1

1.3.5.2 First Rank Support Circuits

The support circuits and preset adjustments are as follows:

- First rank discriminator range

The discriminators of a dual rank ADC can be thought of as being specified by levels set by a precision resistor chain, supplied from pins 1 and 32 of the HADAC. One op-amp of the LM324 quad, D4, with the two presets, P2,P7, sets the range and offset of the divider chain.

- Clock

This enters from the delay line, at pin 4.

- DACStep

An interesting feature of the HADACG is that one level is not used in the decoding tree - instead it is used to set the size of step needed by the second rank, using the network of three op-amps D4, LM324, and the preset P9. The digital output of the HADACG goes through the D-type flip-flops C3,C4,D3,D4, which latch them through with the right timing for addition with the second rank bits.

The presets in this part of the board are to be adjusted only if the special test gear for the 9400-3 board is used.


1.3.6 Second Rank ADC

This ADC is a 6 bit ADC made by TRW, a TDC1029, B6 on the schematic. There is little to say about this fairly standard ADC circuit, except the interesting way in which it is used in the LeCroy 9400. The combination of a 6 bit ADC with a 3 bit ADC is not only an interesting problem, but also an opportunity to use the redundancy to improve the performance of the system, for example in preventing the appearance of gross errors which sometimes appear when ranks are poorly combined. The range of the DAC output from the HADACG is set at half the span of the TRW ADC, and is centered on that span. Thus, small deviations in the HADAC output will not show as ADC bit errors, since the second rank ADC will digitize that same range again. The two ranks finally come together in the exclusive ORs B2-3, which are all set at 1's in the event of overflow by the output from B4 pin 3. All these exclusive ORs can be disabled for test purposes, so that signals can be injected after the latches C1 and C2.

At the outputs of B2,B3 the eight bits appear together as a complete set for the first time, and are latched at C1 and C2 to provide a stable set of data for further processing.

The remainder of the 9400-3 board is devoted to multiplexing the data into the relatively slow banks of 6116 static RAM.

The schematic also shows the local voltage regulators on the 9400-3.




Sheet 2 of 8 ECD 1003

SECOND RANK ADC AND RANK MERGING

Figure 1.3.6.1

1.3.7 Frequency Reduction and Conversion to TTL

The data appear at the outputs of C1 and C2 at a rate of 50 MHz or 100 MHz, depending on the settings of the 9400 DS0. The rate is halved by the next circuit, to enable further processing to be done in TTL. <1.3.7.1> The flip-flops D1 and D2 are clocked on alternate cycles only, so that the bank of flip-flops, E2-4, contains at any time two sets of data, from two consecutive samples. The pairs of samples are converted to TTL by the ECL-to-TTL converters F2-5.



FREQUENCY REDUCTION AND ECL-TO-TTL

Figure 1.3.7.1

1.3.8 Multiplexing the Data for the RAMs

The next step is to multiplex the data so as to present them to the 6116 static RAMs at an acceptable rate. The shift register E1 <1.3.9.1> clocked by CKR and provided with data by SYNC, produces four address lines which F1 converts to TTL. The buffers are use in the order:

G K H L I M J N, and their OE lines are controlled by ACQ and the the OE lines of the static RAMs.

These multiplexers feed the static RAMs and also a set of eight buffers which are connected to the buffered 68000 data bus BD <1.3.9.1>.

The relationship of CKR and SYNC is shown in <1.3.8.2>.

1.3.9 Memory Control and Direct ADC Read

The eight data streams from the multiplexer branch into two routes <1.3.9.1>, one to the static RAMs on the 9400-3 (1.3.10), and the other to the eight 74LS240 octal buffers, G5-N4, which in turn feed the two buffers L6 and M6, in the roll mode of the 9400 DS0, in which the ADC data are transfered directly to the 9400-1 BD bus (1.1.10) (1.1.11).

The eight buffers are always used for data transfer, either from the multiplexer in roll mode, or from the static RAMs in normal mode.

The output enables, OE, of the multiplexer, are controlled by the ACQ signal from the 9400-4 <1.3.9.1>, and the OE lines of the static RAMs, so that the multiplexer outputs data when the RAMs do not.

The 3 bit address word BA from the 9400-1 is decoded by F12 to eight lines, each of which enables one data stream. The order of the streams is shown in the diagrams.

The other control lines from the 9400-1 have the following functions:

- BRAS Buffered row address select
- BK6 From address space bank decoder (1.1.5)
- BWR Write read select
- BAS Address strobe
- XX DC level - high for Channel 1 - low for Channel 2
- YY DC level - high for Channel 2 - low for Channel 1
- BLDS Lower byte select (1.1.1.4)
- BUDS Upper byte select (1.1.1.4)


XX and YY are used with BLDS and BUDS to direct the data from DS0 Channels 1 and 2 to the low and high byte addresses respectively, of the 68000 memory. This means that the two ADCs can be read simultaneously if necessary.

1.3.10 ADC Memory and Memory Read Buffer

The digitized data from the ADCs are written into two banks of eight 6116 static RAMs, the 6116 being a 2 K byte memory <1.3.9.1>. The write enable signals are derived from G6, while the output enables are derived from the 9400-4 ACQ <1.4.15.1>. The ACQ signal and the two OE signals go to F13 <1.3.9.1>, which drives the OE pins of the multiplexers (1.3.8). In roll mode, the OE of the memories are disabled, and the data go straight from the multiplexer to the data buffers, while in normal mode, the OE of the memories are enabled for data transfer from them to the 9400-1.


The addressing mode of the static RAMs is controlled by ACQ, via the three 74LS157 data selectors G7 H7 F14. During an acquisition the address lines of the RAMs are derived from the TA bus of the 9400-4 <1.4.15.1>, while at other times the addressing is from the 68000 BA bus.

The selection between the two banks of eight RAMs is made by W1 and W2, which control the write enables directly, and clock the 74F378 hex flip-flops via F10, in conjunction with BK6, BWR, and BAS.



SYNC (above) AND CKR SIGNALS ON CLOCK BUS

Figure 1.3.8.2







Table of Contents

1.4.1	Introduction
1.4.2	Bus Driver
1.4.3	Function Decoder
1.4.4	Command Register
1.4.5	Clock Generator
1.4.6	Frequency Dividers and Clock Bus
1.4.7	Interrupt Control
1.4.8	Trigger System
1.4.9	Busy Command
1.4.10	A Delay and B Delay in Post-trigger Mode
1.4.11	A Delay and B Delay in Pre-trigger Mode
1.4.12	Interpolation TDC (ITDC)
1.4.13	Realtime TDC (RTTDC)
1.4.14	Memory Writing Controls
1.4.15	Address and Select Register
1.4.16	Address Counter
1.4.17	Selector Driver
1.4.18	End Address Register
1.4.19	Power Supplies
1.4.20	Timing Diagrams



BLOCK DIAGRAM OF THE 9400-4 TDC BOARD

Figure 1.4.1.1

1.4.1 Introduction

The 9400-4 contains the precision timing circuits needed to clock the ADCs (1.3) and to time the external trigger with respect to the internal clock. It also contains the systems for managing the ADC memory addressing associated with post-trigger and pre-trigger operations. A block diagram <1.4.1.1> shows the functions of the 9400-4.

The main functions may be tabulated as follows:

- 100 MHz clock generator
- Clock management
- Clock distribution to:
 - ADC track-and-hold
 - ADC first and second ranks
 - ADC data latches
 - ADC multiplexers
 - ADC memory
- ADC memory address control
- Finding the trigger time relative to the sampling clock
- Finding the time to the next ADC write clock pulse
- Writing to ADC memory
- Loading end address of writing
- Trigger management

The 9400-4 is fitted in the right-most slot of the 9400-1 main board <5.0.2>, and carries a small bus, the 9400-8, at its top front corner, which carries the fast synchronizing pulses needed for the two 9400-3 ADC boards.


As an aid to understanding the functions of the 9400-4 and 9400-3 it may be useful to consider the memories as circular buffers in which writing or reading can continue past the end of the memory by recommencing at address 0. The 9400-4 at the end of an acquisition, loads the end address register with the last ADC memory address which was written. Note that in the post-trigger mode, the delay may be very long, so that the memory may be overwritten many times before the acquisition is terminated.

In order for the TDC board to control the acquisitions, it must respond to a trigger, and then, using the Interpolation TDC (ITDC), measure the time between this trigger and the next 100 MHz clock pulse. It is then necessary to measure a further time, to the next available memory write pulse, W1 or W2, using the RealTime TDC (RTTDC). Distinguish carefully between the measurement and conversion times of the ITDC; the conversion can be still in progress after the acquisition is all over, and is then the determining event for making the system ready for the 9400-1 to read the ADC memory.

The sequence of events for an acquisition depends on the mode, for example whether normal or roll, and pre- or post-trigger.

1.4.2 Bus Interface

The 9400-4 is interfaced to the BDO-15 data bus by the two 74LS245 octal tri-state transceivers A8, B8, controlled by PR1 (1.1.6) to the enable pin <1.4.2.1>, RF3 (1.4.6) and BRW (1.1.10) controlling direction.



Sheet 1 of 7 Eco : 1005

BUS INTERFACE


Figure 1.4.2.1

1.4.3 Function Decoder

The function decoder, based on a 74LS138 3-to-8 line decoder, C8, holds the current command to the 9400-4 board <1.4.3.1>. The eight functions comprise four for writing and four for reading:

- WF0 load the command register (1.4.4)
- WF1 load the ADC address register (1.4.14)
- WF2 load A Delay counter (1.4.10)
general reset
- WF3 load B Delay counter (1.4.10)
start acquisition

- RF0 read ITDC (1.4.12) and 4 state bits
- RF1 read RTTDC (1.4.13)
- RF2 read stop address from ADC memory
address counter (1.4.16)
- RF3 reset INT5 (1.4.7) (1.1.7)
- RF3 stop acquisition
reset both TDCs




Sheet 1 of 7 Eco: 1005

1.4.4 Command Register

The 16 bit bus B0-15 is latched in the 74LS273 octal D-type flip-flops A5, B5, forming the command register <1.4.4.1>. The commands and their functions are:

- EI end interrupt
 enable INT5 when ADC memories are full after end of acquisition AND ITDC (1.4.12) has completed conversion
- RI read interrupt
 enable INT5 for Roll mode when 8 bytes of ADC data are ready during acquisition
- PRT trigger mode:
 - PRT 0 for post-trigger
 - PRT 1 for pre-triggercontrols mode of use of A and B delays (1.4.10) (1.4.11)
- ET select external trigger source, i.e., from 9400-1 EXT, INT, LINE (1.1.32)
- IT select internal trigger source, for random activation in the ITDC time zones near Tmin and Tmax
- FA select sampling rate - for the 9400-3 track-and-hold and flash ADC
 - 0 100 MHz sampling
 - 1 50 MHz sampling
- D select FS, FT and FM clock frequencies for the ADC memory write derived from 100 MHz clock
 - D0-1 control binary division (1.1.6)
 - D2-4 control decimal division (1.4.6)
 - FS sampling frequency
 - PS 1/FS
 - FT counting frequency of RTTDC (1.4.13)
 - PT 1/FT
 - FM frequency of memory writing
 - PM 1/FM




Sheet 1 of 7 Eco: 1005

COMMAND REGISTER

Figure 1.4.4.1

1.4.5 Clock Generator


The clock generator and the faster parts of the clock system <1.4.5.1> use ECL circuits: for the parts which are relatively slow, TTL is used. The clock generator, H8, runs at 100 MHz. There is one preset control, a trim capacitor, which is adjusted during manufacture to ensure that the oscillator locks into the correct mode at power up.



CLOCK GENERATOR

Figure 1.4.5.1

The oscillator feeds two drivers, one of which, J2 and K1 <1.4.6.1>, drives the clock bus, sending synchronizing pulses to the 9400-3 ADC boards. The second driver, using T2, is heavily loaded by the long master clock track on the 9400-4. The sampling rate of the ADCs can be set at 100 Ms/s for the fastest time base speeds, and at 50 Ms/s for all other settings. No other rates are employed by the ADCs; for longer time base periods, only a fraction of the samples are sent to the ADC memories (1.3). The 50/100 Ms/s selection is made by FA (1.4.4).



DIVIDER CHAIN AND CLOCK BUS

Figure 1.4.6.1

1.4.6 Divider Chain and Clock Bus

Although the sampling rate of the ADCs takes only two values, because of the immense difficulties of optimizing all the ADC functions over a wide frequency range, the rate of writing to the ADC memories on the 9400-3 (1.3.9-10) can take many different values, corresponding to the time base settings.

The fast part of the divider chain, H7, is clocked at 100 MHz by the master clock. H7 is a binary counter whose division ratio can be set by the parallel inputs P0-2, using the lines D0-1 (1.4.4), to 1, 2, 4 or 8. H6 is a decade counter, and H4 a divide by 8.

Decades from 100 to 1000000 are made at the 74LS160 synchronous decade counters F1-5, selected by F6, a 74LS151 1-of-8 data selector/MUX, and F7, a 74LS153 dual 4-to-1 line selector/MUX, from the D2-4 lines (1.4.4), driving A,B, C(0) of F6 F7.

The divider circuit also provides the signals CKR and SYNC on the clock bus, which are used in the 9400-3 (1.3.7-8).

The relationships between the various clock frequencies is as follows (1.4.4 D):

CK	50 MHz or 100 MHz, the frequency of sampling at the front end of the 9400-3.
CKR	Memory writing clock, which can run at many different rates. There are eight buffers on the 9400-3, feeding the static RAMs <1.3.10.1>, and one buffer and one memory is used at each transition of CKR, so that FM, the ADC memory writing frequency, is $1/4$ CKR.
SYNC	Pulse train at FM <1.3.8.2>.

1.4.7 Interrupt Control

The 9400-4 board uses the fifth of the seven interrupt levels of the 68000 (1.1.7); the INT line <1.4.7.1> of the 9400-4 is connected to the INT5 line <1.1.9.1> <1.1.7.1>.


If EI=1, i.e., in normal mode and not roll mode, the 74LS393 4 bit binary counter D3 is clocked when ACQ goes low - when:

- Acquisition is complete
- AND ITDC conversion has been completed (1.4.12)

The 9400-1 can then read the ADC memory.

D3 clear is controlled by EI, depending on the current mode (1.4.4), or RF2 and general reset (1.4.3).

If RI=1, i.e., roll mode, the 74F74 D-type flip-flop E3 is clocked when FM goes high (frequency of memory writing), to instruct the 9400-1 to read one set of eight bytes from the 9400-3 (1.3.9). RF2 and general reset clears E3.



INTERRUPT CONTROLLER

Figure 1.4.7.1

1.4.8 Trigger system

Triggering can be accomplished in two ways:

- Externally, from outside the 9400-4, using signals NEG IN and POS IN from the 9400-1 (1.1.32). This is the normal mode of triggering.
- Internally, from within the 9400-4. This mode is employed when calibration of the system is done.

Triggering is controlled by the commands ET and IT (1.4.4) in conjunction with the ready line E3 pin 9 <1.4.8.1>, which comes from pin 4 of D2 <1.4.10.1>, a 74LS157 2-to-1 line selector, the two inputs of which are derived from the BUSY line and the zero output of the A delay <1.4.10>. The selection is made by PRT (1.4.4), depending on whether pre- or post-trigger mode is required.

For external triggering the NEG IN and POS IN signals are buffered by K8 to the flip-flop K6, and to the delay K7, feeding the flip-flops K6, a system which overcomes the aliasing problem when the timing of the trigger and the enable coincide at K6. The signal then goes to K5 pin 5. The non-inverting output of K5 starts the ITDC, while the other output goes to the stop flip-flop K4 data, clocked by the 100 MHz master clock. At J4 pin 10 a jitter of 25 ns is introduced for use with Random Interleaved Sampling mode.

For internal triggering the enable from G1 feeds the flip-flops K3 which are clocked by the 100 MHz clock. Between K3 and J4 pins 4,5 is the Test delay adjust (2.4.4), which is used to adjust precisely the timing of the signal to the MVL407 I4. A jitter of 600 ps is introduced at pin 10 of the MVL407, and when the timing is precisely adjusted, the ITDC will count either 10 ns or 20 ns, which are its two extreme values, and this will show as two narrow peaks in a special test distribution in the DSO internal software <3.1.6.1>. Any error will make one peak wider than the other, because the center of the jitter range is not exactly at the point where K4 is enabled exactly at the clock transition. The point is that K4 will flip a whole clock period later when the jitter takes it past the critical time.

The selection of internal or external source is made by ET and IT at G1 in conjunction with the Ready line RY.

1.4.9 Busy Command

The presence of a level on the Busy line, at E2 pin 9 <1.4.10.1>, shows that an acquisition is in progress, and that the ADC memories are being filled with digitized data.

E2 is clocked from G5 pin 4, at FM, the frequency of memory writing <1.4.6.1>, and gets data from E2 pin 5, EN, clocked by WF3 (1.4.3).

1.4.10 A and B delay in Post-trigger Mode, PRT=0

The A and B counters <1.4.10.1> are both based on sets of three 74LS191 synchronous up/down counters, used in count down mode. The data are loaded from the 16 bit B bus <1.4.2.1> which is buffered to the 68000 BD bus (1.1.10).

In post-trigger mode, all the data are to be acquired after the trigger, and to obtain long post-trigger delays, the A and B delays are coupled together to give a large dynamic range.

After the receipt of WF3, and which loads data into the B delay (1.4.3) the trigger is freed for receipt of an input. When a trigger is detected, the acquisition starts, and AB start to count down; when zero is reached, the acquisition is complete.


The value loaded in the AB counter must not be less than the length, 32 K, of the ADC memory, otherwise there would not be a complete set of post-trigger data in the memory.

In post-trigger mode, upon receipt of WF3, ACQ is set, followed by Busy, B, on the next clock pulse, and Ready, RD, on the next after that. When the next trigger arrives, the ITDC and RTTDC are activated (1.4.12-13), and then the AB delay is started. At the end of this delay, the acquisition stops.

1.4.11 A and B Delays in Pre-trigger Mode, PRT=1

In this mode, counter A holds the pre-trigger value, and functions as a hold off, while counter B holds the post-trigger value. Clearly the sum of the A and B data must be equal to the length, 32 K, of the ADC memories.

In pre-trigger mode, WF3 initiates an acquisition, at which time ACQ is set. The Busy, B, is set on the next clock pulse, and the A delay starts to count down. At the end of the A delay, Ready, RD, is set, and a trigger is now acceptable. When it arrives, the ITDC and RTTDC are used as described in (1.4.12-13) and the B delay begins. At the end of the B delay the acquisition stops.



Sheet 4 of 7 Eco 1005

A DELAY AND B DELAY

Figure 1.4.10.1 A

1.4.12 The Interpolation TDC (ITDC)

This circuit <1.4.12.1> has the delicate task of timing the trigger with respect to the clock of the 9400-4, with sufficient accuracy to allow the creation of meaningful interleaved samples at an effective frequency of 5 GHz.

The circuit is based on the charging and discharging of a capacitor by means of an accurate constant current source and sink. By making the discharge current 1000 times as great as the charge current, small time intervals generate much larger ones which are relatively easy to measure. The counting time is so long that the ITDC may not be free when an acquisition is in other respects complete.

The measuring period is started by K6 pin 2 or I4 pin 12 and stopped by K4 pin 15. The counting period then begins, during which the counter (see below) is in operation.

The charging current is supplied by a source based on T8 and I6, the current being defined by a 227 ohm resistor. The discharge is done by T5, which with I5 forms a second constant current device. The more powerful source can be switched by K5, which uses T7 to take all the current from T8, instead of letting it pass through T6 from the 180 pF capacitor.

The capacitor potential is detected by the top section of I4, a LeCroy MVL407 discriminator, which sends data to the ECL flip-flop I2, via the lower part of I4. The arrival time of the data at I2 therefore gives a magnified representation of the original period during which the capacitor was charged.

The MVL407 supplies data to flip-flop I2, which enables the 10016 ECL binary counter H3, counting the fast LSBs, and buffered by the ECL-TTL converter G3, and the 74LS393 dual 4 bit binary counter D4, which is buffered to the B bus (1.4.2) by the two 74LS373 octal D-type latches A4, B4.



Figure 1.4.12.1

1.4.13 Realtime TDC (RTTDC)

The RTTDC counts, at the frequency FT, the time between the end of the ITDC (1.4.12) measuring period, and the next W1 or W2 ADC memory writing clock pulse. It is started by K4 pin 14, and is stopped by I2 pin 3.

This TDC employs the ECL binary counter H2, buffered by the ECL-TTL converter G2, for the fast LSBs, and the two 74LS393 dual 4 bit binary counters D3, C3, for the slower bits, buffered to the B bus by the 74LS244 octal buffers B3, A3.

1.4.14 ADC Memory Writing Controls


The ADC memories (1.3.10) are addressed by the 9400-4, when data are to be written which keeps track of the current address, address to stop writing (End address), writing rate, CKR, etc. These functions can be seen on the block diagram <1.4.1.1> and in <1.4.15.1>.

In addition to the address lines, the 9400-4 sends:

- W1 write enable 6116 bank 1 on 9400-3 (1.3.9)
- W2 write enable 6116 bank 2 on 9400-3 (1.3.9)
- ACQ write enable of 9400-3 ADC memories

W1 and W2 are used to send alternate batches of eight bytes to the first and second ADC memory bank respectively.

See (1.3.9-10) for subsequent processing of these lines.



LeCroy 9400-4-S1 Sheet 5 of 7 Eco.1005

ADC MEMORY WRITING CONTROLS

Figure 1.4.15.1

1.4.15 Address and Select Register

This is the pair of 74LS273 octal D-type flip-flops, A6 B6, clocked by WF1 (1.4.3), A6 selecting the address for segmentation of the ADC memory, and B6 selecting the address.

1.4.16 Address Counter

This is the set of three 74LS161 4 bit counters D-F8, clocked by G5 pin 4 (1.4.6) at the frequency FM/2.

1.4.17.1 ADC Memory Address Selector Driver

This circuit (D-E)(6-7) uses two pairs of buffers, 74LS125 and 74LS126, with opposite enable polarities, to select data from the address counter, D8 - F8, or from the Address and select register, A6.


1.4.18 End Address Register

The end address register is used at the end of an acquisition to store the ADC memory address at which writing stopped.

This register (END ADD REG) uses two 74LS374 octal D-type flip-flops, A-B7, whose outputs to the B bus are controlled by RF2; they are clocked by the end of enable from E2 pin 8 <1.4.10.1>.

1.4.19 Power Supplies

The 9400-4 takes the standard 9400 power lines from the slot, and also creates its own stabilized +12 V and -12 V supplies <1.4.19.1> for the precision analog circuits. These supplies use the SG4501 tracking regulator.



TDC POWER SUPPLIES

Figure 1.4.19.1

1.5 9400-5 Front Panel Board

Table of Contents

1.5.1	Introduction
1.5.2	Potentiometer Circuits
1.5.3	Push Button Switches
1.5.4	Rotary Switches
1.5.5	LED Indicators

1.5 Front Panel Board 9400-5

1.5.1 Introduction

This board carries all the frequently used controls of the 9400 DS0. There are four main parts of the circuit <1.5.1.1>:

- Potentiometers
- Push button switches
- Rotary switches
- LED indicators


Note that the line power switch at the lower right corner of the front panel is not a part of this section: it is fed from the 9400-9B board on the rear panel (1.9). Section 1.5 should be read in conjunction with (1.1.21).

1.5.2 Potentiometer Circuit


The potentiometers <1.5.2.1> are supplied with DC levels NREF, 0 V, and PREF, +5 V, from the 9400-1 board (1.1.21.3), and not from the local power supplies, so that errors are not caused by voltages induced by currents in the rails. Those controls which are required to rotate continuously without limit have two potentiometers ganged in opposite orientation, so that at least one slider is always on its track. Each slider feeds one input of a DG508 eight-fold analog switch. The eight channels of a DG508 are scanned by FA1 - FA3, with a dwell time of 1.8 ms, and the three ICs are addressed by the values 0, 1 and 2 of FA4 - FA5, the value 3 being used for the switches (1.5.3), so that the four ICs are scanned in the order C D E A.

The outputs of the three analog switches are wire ORed to AN0, which carries the multiplexed levels back to the ADC on the 9400-1 (1.1.21). Of the 24 available lines, five are used for the analog signals ANI38 - ANI46, which come from the frontend section of the 9400-1 (1.1.21.3).

The analog data stream at CDE pin 8 is shown in <1.5.2.2>, which shows just over one complete set of data.




FRONT-PANEL + INPUT COUPLING LOGIC




FRONT PANEL + INPUT COUPLING LOGIC

Figure 1.5.1.1



CIRCUIT FOR POTENTIOMETERS

Figure 1.5.2.1



DATA STREAM AT PIN 8 OF C D E

Figure 1.5.2.2

1.5.3 Push Button Switches

These are all normally open push-to-make switches, which, together with the rotary switches (1.5.4), form a matrix controlled by the 74LS138 3-to-8 line decoder A, which is addressed by FA1 - FA3 with a dwell time of 1.8 ms per channel <1.5.3.1>. The resulting digital word on FDO - FD11 is transmitted to the BD bus of the 9400-1 (1.1.21.4).


The type of signal on the FD bus is shown in <1.5.3.2>, which shows at top, the repetition at about 46 ms intervals of the pull downs at the Y outputs of IC A, in this case by looking at FDO with the "TRACKING" and "EXPAND A" buttons pressed. The middle trace is FDO with the same two buttons pressed, to show that each matrix row is exercised for about 2.8 μ sec, while the bottom trace shows the case of "TRACKING" only.

1.5.4 Rotary Switches

These are all 1-pole, 12-way switches, which are treated in the same way as the push button switches (1.5.3).


Figure 1.5.3.1

This diagram shows an example of a signal on the FD bus. The waveforms are all from FDO. The top one is for the case when both the "TRACKING" and "EXPAND A" buttons were pressed, showing the signal repeating every 46 ms, the next waveform is one pulse on an expanded scale, and the bottom one shows only the "TRACKING" button pressed, showing the dwell of 2.8 μ sec per button.




WAVEFORMS ON THE FD BUS, FDO AS EXAMPLE

Figure 1.5.3.2



LED CONTROL CIRCUIT

Figure 1.5.4.1




WAVEFORMS IN THE LED CONTROL CIRCUIT

Figure 1.5.4.2

1.5.5 LED Indicators

These are controlled <1.5.4.1> by a set of four serial-to-parallel shift registers, F to I, 74F164s, which are clocked by SCK, and fed with serial data by SIN, from the 9400-1 (1.1.21.2). The signals are sent only when any LED needs to be toggled, or when a frontend analog level needs changing, because the bit stream includes data for the frontend. The LED data are in the second set of 32 bytes; the diagram <1.5.4.2> shows the clock pulses, SCK, and the data stream, SIN. A 9400 DSO cannot be used to inspect its own SIN and SCK, because they are only active when something is to be changed - during an acquisition this cannot be the case. To force a DSO to make the data, set it on AUTO, so that the READY and TRIGG'D lights toggle continually. Then another scope can be used to look at the signals.

Note that one series resistor is provided for any mutually exclusive group of LEDs. All the LEDs in any 9400 DSO are matched for color, except the two red overload lights. The LEDs are sorted into greenish-yellow, yellow, and orange-yellow, which are referred to as "green", "yellow" and "orange". The differences are small, but unacceptable when two different LEDs are placed in the same set on the panel.



9400-6 GPIB INTERFACE BOARD

Figure 1.6.2.1

1.6 9400-6 GPIB INTERFACE BOARD

1.6.1 Introduction

This board has the sole function of controlling the GPIB interface; in 9400 DS0's with the WP01 option the GPIB interface shares a 9401-2 board with extra DRAM and a realtime clock.

A block diagram of the 9400-6 is given in <1.6.1.1>. The board is based on a dedicated microcomputer, a PD7210, which controls the following functions:

- 8 bit GPIB data bus
- 8 GPIB control lines
- 8 bit bus to 9400-1
- addressing from 9400-1
- control lines from 9400-1

1.6.2 Functions

Data are buffered <1.6.2.1> to the BD bus by the two 74LS245 octal bus transceivers, A4, B3, which can be coupled to the 8 bit bus of the microprocessor, or to the GPIB address buffer, C3, a 74LS244 octal buffer. The GPIB address switch is on the back panel.

The buffering of the GPIB lines is done by a 75160A for the 8 bit data, and a 75160A for the control lines.

The processor is addressed by BA1-3,5-6,14.

The processor generates a level 6 interrupt to the 9400-1 (1.1.7). A diagram of the GPIB connector is given in Chapter 4.

1.7 9400-7 Board - CRT Services

This board transmits the luminance signal (Z) from the 9400-2 display board to the cathode of the CRT, with the appropriate level shift and gain. The board also carries the parts which set the static electrode potentials for brilliance, initial acceleration and focusing.

Much of the circuitry on the 9400-7 is concerned with protection of the CRT. Other protection circuitry is present on the 9400-2 board.

This section should be read in conjunction with (1.2), which describes the 9400-2 display board.

A schematic of the 9400-7 board is given in <1.7.1.1>.

1.7.1 Luminance Transmission (Z)

The luminance signal (Z) comes from the I-bar output of the DAC J3 (DAC 08), an 8 bit DAC, on the 9400-2 board. The signal drives the emitter of one of a pair of 2N5962, the other being part of the protection system. An in-phase voltage appears at the collector, to drive the complementary emitter follower which feeds the cathode. Note that the current from the EHT and HT supplies of the CRT emerge at the cathode, and pass through the 2N5087, to the point ZC, which feeds a signal back to the 9400-2 board, as part of the stabilization system. The arrows drawn on the data lines represent voltage changes corresponding to an increase in brightness.

1.7.2 Focus and Brightness

The focus of the tube is adjusted by means of the potential on G4 of the tube, using a 2 M potentiometer from 600 V to ground. The overall brilliance level is set by a 2 M potentiometer essentially from +15 V to -15 V, with intervening protection circuits.

1.7.3 Protection Circuitry

The function of these sections is to prevent, under all foreseeable circumstances, the occurrence of a beam current large enough to impair the function of the phosphor, or even to burn a mark on the screen. Present 9400 DSOs do NOT have a system to detect absence of scan current, so that it is imperative that the leads from the 9400-2 board to the deflection yoke NEVER be removed while EHT is applied to the CRT.




Figure 1.7.1

Situations which need to be considered are:

- Loss of +5 V supply
- Loss of +15 V supply
- Loss of -15 V supply
- Loss of two or more supplies
- Conditions during power up
- Conditions during power down

1.7.3.1 Loss of +5 V Line

This eventuality is covered by the 9400-2 board (1.2.5).

1.7.3.2 Loss of +15 V Supply

This is covered by the circuit shown in <1.7.1.B>. The upper 2N5962 is biased off. Should the +15 V supply fail, the lower 2N2962 would be cut off, allowing the upper one to turn on. The other half of the long-tail pair will cut off, killing the beam current.

1.7.3.3 Loss of -15 V Supply

In the event of the -15 V supply failing, both halves of the long-tail pair will lose their base pull downs, but the voltage drop in the two diodes <1.7.1.C>, given the small base current, will be larger than that of the 3 K resistor, and the beam current pass transistor will be cut off.

1.7.3.4 Loss of Two or More Supplies

The protection circuits will act in a fail-safe mode in any combination of failures.

1.7.3.5 Conditions During Power Up

The protection circuitry must act correctly during power on, but must not be so powerful that after this abnormal period the CRT is never allowed to turn on.

1.7.3.6 Conditions During Power Down

During power down one problem is that the cathode temperature falls quite slowly, and even though the electron emissivity is a strong function of the temperature, the grid cathode potential must be strictly controlled during this period. The 10 μ F capacitor <1.7.1.E> in the G1 brightness circuit controls the rate of change of the grid potential to prevent a surge in cathode current at power down.

1.8 Clock Bus Board


The 9400-8 clock bus is the small board which fits on top of the 9400-3s and the 9400-4 <5.0.2> <1.8.1>.

Its function is to distribute the precision clocks needed by the 9400-3 ADC boards.

The lines have the following functions:

- CK and CK fast clock at 50 MHz or 100 MHz to clock the sample-and-holds and the ADCs
- RATE ECL level which is
0 for 50 MHz
1 for 100 MHz
- CKR clock which controls writing to memory
- SYNC sync pulse at 1/4 of CKR frequency with duty cycle 1/4
- Vbb Pull down for ECL terminations

CKR and SYNC are shown in <1.3.8.2>.



CLOCK BUS


Figure 1.8.1

The power supply sections of the 9400 DSO are shown in <1.9.1>. The basic supplies used by the 9400 are the four DC levels +15 V, -15 V, +5 V and -5 V, which on some boards are used to generate separate stabilized supplies for special functions. These four supplies are switched mode types, which do not have large external magnetic fields which could disturb the CRT beam.

The 50 Hz/60 Hz line current enters through an RF filter built into the socket on the back panel, and then passes through a fuse to a four wire cable which carries the current to the front panel power switch and back to the 9400-9B board on the back panel. From there the main current goes to the voltage selector and then to the four low voltage supply modules. A resistive bleed supplies a trickle current to the back up battery on the back panel. Current is also supplied to a dual voltage fan on the back panel. The two accessory power sockets are supplied from the 9400-9A board.

Power is distributed to the 9400 DSO from the 9400-9A board on the front of the four power modules.

The location of circuit elements on the back panel is shown in <1.9.2>.



BACK PANEL LAYOUT

Figure 1.9.2

1.12 9401-2 Board, GPIB, Extra DRAM

1.12.1 Introduction

The 9401-2 board sits in the DMA slot of the 9400 DSO, and carries some or all of the following functions, depending on the version. The available versions are:

9401-2 GBIB
9401-2/1 GPIB and DRAM

and the functions are:

GPIB/IEEE-488 interface
Extra DRAM for waveform processing options
Slot for 4928 tester

1.12.2 GPIB Interface

This is similar to the one on the 9400-6 board which was used in earlier 9400 DSOs (1.6) in the same (DMA) slot. The schematic is <1.12.2.>. For a brief description of the GPIB system see (1.23).

1.12.3 Extra DRAM

The DRAM controller on the 9401-2 is similar to that of the 9400-1 (1.1.12-1.1.14) and is shown in <1.12.3.1>. The DRAMs are 256 K bit ICs, arranged to make 256 K of 16 bit words. The extra DRAM is called into play by BK7 (1.1.5) and BAS at C10. BWR gives the read/write control, BLDS and BHDS, select high or low byte of the 68000 word, while the 8 MHz clock, CK, is used via A2 to generate the row and column address strobes, RAS and CAS. The system is similar to the one used in the 9400-1 (1.1.12).

1.12.5 4928 Tester

The 4928 tester is used in conjunction with a LeCroy 3500 microcomputer for testing the 9400 DSO. A description of the testing system is given in (3.2). The 4928 board simply fits on top of the 9401-2, and enables the 3500 to take control of the 9400, halting the 68000, which plays no part in the test procedure.






Figure 1.12.2.1





LeCroy 9401-2/1-S1 and 9401-2/2-S1 Sheet 3 of 4 ECO:1002

EXTRA DRAM CIRCUITS ON 9401-2

Figure 1.12.3.1

1.20 Line finder

The 9400 DSO is a fairly complex piece of equipment with numerous boards, and a great many data lines. This list is intended to simplify the search for the source of labeled data lines. It gives sources with the name of the line, and destinations on subsequent lines with no name. To simplify preparation, negative assertion signals do not have the bar included - this should not in practice cause any trouble. Each entry includes the board number and sheet number on the main schematic (8), the IC and pin number, and the figure number in this manual. A typical use of the list would arise in the case where a line is behaving wrongly, e.g., always high, and in the case of a line like DTACK, there are many possible sources of trouble.

Name	Board	Sht	IC	Pin	Figure	Function B=buffered
ACAL	9400-1	6	J21	15	1.1.17.1	Analog S+H DAC Output voltage
	9400-1	11	H4	16	1.1.31.3	Front End Control
	9400-1	11	H4	16	1.1.34.1	Calibration System
ACALP	9400-1	11	H4	1	1.1.17.1	Analog Calibration Data
	9400-1	11	H3	2	1.1.17.1	
	9400-1	11	H3	2	1.1.31.3	Analog Front End Data
	9400-1	11	H3	2	1.1.34.1	Analog Calibration Data
ACQ	9400-4	5	E5	12	1.4.14.1	Acquisition Mode
	9400-3	6	F10	1,2	1.3.9.1	TDC-ADC Acquisition Mode
	9400-3	7	F11	2	1.3.10.1	ADC Memory Control
	9400-3	6	F11	4,5	1.3.9.1	Multiplexing ADC Control
	9400-3	7	F14	1	1.3.10.1	ADC Memory Control
	9400-3	7	G7	1	1.3.10.1	
	9400-3	7	H7	1	1.3.10.1	
	9400-4	4	A4	13	1.4.12.1	Int TDC
	9400-4	5	C5	5	1.4.15.1	ADC Memory Control
	9400-4	1	D3	13	1.4.7.1	Interrupt Controller
ACQ bar	9400-4	5	C5	4	1.4.15.1	ADC Memory Control
ADC1	9400-1	14	C4	22	1.1.31.2	Front End Output
	9400-3	1	A4	8	1.3.3.2	ADC Board Input
ADC2	9400-1	15	A4	22	1.1.31.2	Front End Output
	9400-3	1	A4	8	1.3.3.2	ADC Board Input
AMPLOFF	9400-2	2	Q	e	1.2.5.1	Kill Trace
	9400-2	6	Q41	e	1.2.5.1	
	9400-2	6	Q52	b	1.2.5.1	
AMPX	9400-2	3	J2	7	1.2.7.1	X Amp Input
	9400-2	5	Q60	b	1.2.8.1	Power Amplifier

AMPY	9400-2	4	J1	7	1.2.7.1(J2)	Y Amp Input
	9400-2	6	Q33	b	1.2.8.1(060)	Power Amplifier
AND	9400-5	1	CDE	8	1.5.2.1	Analog Data (Serial)
	9400-1	9	C17	2	1.1.21.1	Front Panel Control
ANI38	9400-1	11	F7	6	1.1.36.1	Front Panel Analog Input
	9400-5	1	E	7	1.5.2.1	Front Panel Control
ANI40	9400-1	11	G7	6	1.1.36.1	Input Overload CHAN1
	9400-5	1	E	12	1.5.2.1	Front Panel Control
ANI42	9400-1	13	C13	7	1.1.32.1	Trigger
	9400-5	1	E	11	1.5.2.1	Front Panel Control
ANI44	9400-1	9	NT6		1.1.21.1	Temperature Check
	9400-5	1	E	10	1.5.2.1	Front Panel Control
ANI46	9400-1	10	Pot1		1.1.35.1	Probe Calibrator
	9400-5	1	E	9	1.5.2.1	Front Panel Control
AS	9400-1	2	H29	6	1.1.1.2	Address Strobe (A1-A23 Valid)
	9400-1	2	E28	2	1.1.10.1	Bus Buffer
	9400-1	1	I18	4	1.1.6.1	Peripheral Decoder
	9400-1	1	I19	1	1.1.4.1	EPROM Strobe
	9400-1	4	J14	6	1.1.12.1	DRAM Controller
B	9400-4	4	A4	8	1.4.12.1	TDC Busy
	9400-4	4	C4	2	1.4.10.1	A+B Delay
	9400-4	1	C6	1	1.4.7.1	Interrupt Controller
	9400-4	4	D1	1	1.4.10.1	A+B Delay
	9400-4	4	D2	2	1.4.10.1	A+B Delay
	9400-4	5	D8	10	1.4.15.1	ADC Memory Controls
	9400-4	4	E2	9	1.4.10.1	A+B Delay
	9400-4	5	E4	13	1.4.15.1	ADC Memory Controls
	9400-4	5	E5	3	1.4.15.1	
	9400-4	5	E5	13	1.4.15.1	
BACK	9400-1	a15	slot	DMA	1.1.11.1	DMA Transfer Bus Acknowledge
	9400-1	2	E28	1	1.1.10.1	Buffer Direction
	9400-1	2	H29	12	1.1.1.2	68000 CPU
	9400-1	1	K13	11	1.1.5.1	Bank Decoder
BAS	9400-1	2	E28	18	1.1.10.1	Buffered AS
	9400-1	7	H15	12	1.1.19.1	Min/max Timing
	9400-1	7	J13	8	1.1.19.1	
	9400-1	4	K16	9	1.1.15.1	Clock Gen
	9400-1	4	K17	5	1.1.15.1	
	9400-1	1	I13	12	1.1.6.1	Peripheral Decoder
	9400-1	1	J19	9	1.1.2.1	Non-reboot Pulse
	9400-1	2	K15	9	1.1.9.1	Time Out Pulse
	9400-3	6	H6	3	1.3.9.1	ADC Board
	9401-2n	2	C10	8	1.12.3.1	Extra DRAM
BATT	9400-1	7	Battery		1.1.22.1	Battery Supply
	9401-n	2	C8	16	1.12.3.1	Extra DRAM
BERR	9400-1	2	H29	27	1.1.1.2	Bus Error
BG	9400-1	2	H29	11	1.1.1.2	DMA Transfer Bus Grant
	DMA slot		a17		1.1.11.1	

BK 0-7	9400-1	1	I17		1.1.5.1	Individual Decoded Bank Address Space
0	9400-1	1	I19	2	1.1.4.1	EPRoMs
1						
2						
3	9400-1	1	I18	5	1.1.6.1	Peripheral Decoder
4	9400-1	4	J14	5	1.1.12.1	DRAM Controller
5						
6	9400-3	6	H6	4	1.3.9.1	ADC Board
7	9401-2/n	2	C10	9	1.12.3.1	Extra DRAM
7	DMA slot	a18			1.1.11.1	
BLDS	9400-1	2	E28	16	1.1.10.1	Buffered LDS
	9400-1	4	L17	10	1.1.12.1	RAM Controller
	9400-3	6	H6	1		ADC Board
	9400-2/n	3	C7	9	1.12.3.1	Extra DRAM
BR						DMA Transfer Bus Request
	9400-1	2	H29	13	1.1.1.2	
BRAS	9400-1	4	K16	6	1.1.16.1	Delayed BAS
						(by 1 CPU clock)
	9400-1	4	K16	8	1.1.15.1	Battery Backup
	9400-1	6	G20	5,9	1.1.22.1	RS232 Interfaces
	9400-3		G6	1	1.3.9.1	ADC Board
BRW	9400-1	2	E28	15	1.1.10.1	Buffered R/W
	9400-1	7	B21	19	1.1.22.1	Battery Backup
	9400-1	9	G19	12	1.1.20.1	Front Panel Control
	9400-1	4	K10	12	1.1.12.1	RAM Select
	9400-1	4	L17	2	1.1.16.1	Display Controller
	9400-4	1	C8	3	1.4.2.1	TDC Bus Interface
	9400-6	1	B2	12	1.6.2.1	GPIB
	9401-2/n	2	C7	5	1.12.3.1	Extra DRAM
	9401-2/n	2	C9	2	1.12.3.1	
	9401-2/n	2	C10	2	1.12.3.1	
BUDS	9400-1	2	E28	17	1.1.10.1	Select
	9400-1	4	L17	13	1.1.12.1	RAM Controller
	9400-3	6	H66	10	1.3.9.1	ADC Board
	9401-2/n	3	C7	13	1.12.3.1	Extra DRAM
BW	9400-1	7	H16	6	1.1.19.1	Min/max Bytes WORD Mode
	9400-1	8	I13	5	1.1.20.1	Min/max/multiply
	9400-1	8	J13	3	1.1.20.1	
	9400-1	8	J13	6	1.1.20.1	

BWR	9400-1	2	C20	7	1.1.10.1	Inverted Buffered Write Line
	9400-1	9	G17	4,9	1.1.24.1	Timer
	9400-1	9	G19	9	1.1.21.1	Front Panel Control
	9400-1	7	H12	13	1.1.19.1	m-M/M Timing
	9400-1	6	L3	1	1.1.18.1	RS232 Port 1
	9400-1	6	L4	13	1.1.18.1	RS232 Port 1
	9400-1	6	L6	13	1.1.18.1	RS232 Port 2
	9400-1	4	L17	4	1.1.16.1	Display Controller
	9400-3	6	H6	5	1.3.9.1	ADC Board
	9400-6	1	B2	9	1.6.2.1	GPIOB
	9400-6	1	B3	1	1.6.2.1	
	9401-2/n	3	C5	1,19	1.12.3.1	Extra DRAM
	9401-2/n	3	C9	4	1.12.3.1	Extra DRAM
BW1	9400-1	13	F5	8	1.1.32.1	Bandwidth Control
	9400-1	14	C4	25	1.1.31.1	
BW1 bar	9400-1	13	E6	5	1.1.32.1	Bandwidth Control
	9400-1	14	C4	26	1.1.31.1	
BW2	9400-1	13	F3	6	1.1.31.1	Bandwidth Control
	9400-1	15	A4	25	1.1.31.1	
BW2 bar	9400-1	13	E6	6	1.1.31.1	Bandwidth Control
	9400-1	15	A4	26	1.1.31.1	
BYDIS	9400-1	4	L15	8	1.1.12.1	Display DRAM Access
	9400-2	1	B4	1	1.2.2.1	
BYVEC	9400-2	2	D1	12	1.2.4.1	
	9400-2	1	B4	2	1.2.2.1	
B/W	9400-1	7	H16	6	1.1.19.1	Min/max Bytes Word Mode S+H
						Memorized Select Address
CA1-3	9400-1	5	J22		1.1.17.1	Calibration Codes
	9400-1	11	H4		1.1.17.1	Calibration Codes
	9400-1	11	H4		1.1.31.3	Frontend Control
	9400-1	11	H4		1.1.34.1	Calibration System
CAC	9400-1	13	E12	12	1.1.32.1	AC Trig Select
	9400-1	13	switch	7	1.1.32.1	
CACLR	9400-1	13	E12	13	1.1.32.1	LF Rej Trig Select
	9400-1	13	switch	8	1.1.32.1	
CALEN	9400-1	6	F18	12	1.1.17.1	S+H Load Strobe
	9400-1	11	H4	9	1.1.17.1	
	9400-1	11	H4	9	1.1.31.1	Frontend Control
	9400-1	11	H4	9	1.1.34.1	Calibration System
CALENP	9400-1	11	H4	8	1.1.17.1	
	9400-1	11	H3	2	1.1.17.1	
	9400-1	11	H3	2	1.1.31.3	Calibration System
	9400-1	11	H3	2	1.1.34.1	Frontend Control
CAL1	9400-1	11	G6	1,14	1.1.31.3	Calibration CHAN1
	9400-1	14	C4	44	1.1.31.2	Calibration Input
CAL2	9400-1	11	G6	7,8	1.1.31.3	Calibration CHAN2
CAS	9400-1	15	A4	44	1.1.31.3	Calibration Input
	9400-1	4	K21	5	1.1.12.1	DRAM Column Addr Strobe
	9400-1	5	K23-	15	1.1.14.1	Dynamic RAM
	9400-1	5	-L30	15	1.1.14.1	
CDC	9400-1	13	E12	10	1.1.32.1	DC Trigger Select
	9400-1	13	switch	5	1.1.32.1	

CDCHR	9400-1	13	E12	11	1.1.32.1	HF Rej Trigger Sel
	9400-1	13	switch	6	1.1.32.1	
CK 8MHz	9400-1	4	K17	10	1.1.15.1	Main 8 MHz CPU Clock
CKbar	9400-1	4	K17	9	1.1.15.1	8 MHz Clock
	9400-1	9	F17	1	1.1.21.1	Front Panel Control
	9400-1	9	G18	14	1.1.21.1	Front Panel Control
	9400-1	2	H29	15	1.1.1.2	CPU Clock
	9400-1	4	K12	9	1.1.12.1	DRAM Controller
	9400-1	4	K14	9	1.1.12.1	DRAM Controller
	9400-2	1	A2	2	1.2.2.1	
	9400-2	1	A4	2	1.2.2.1	Display Board
	9400-2	1	B2	3	1.2.2.1	
	9400-6	1	A2	3	1.6.2.1	TDC Clock Divider
	9400-2/n	2	B6	5	1.12.3.1	
CK (Samp)	9400-4	2	K1	2,3	1.4.6.1	100/50 MHz Clock
	9400-3	1	A1	9,10	1.3.2.1	ADC Board
CK BUF	9400-2	2	D1	13	1.2.3.1	Display Board
	9400-2	2	C1	10	1.2.3.1	
	9400-2	2	E1	20	1.2.3.1	
	9400-2	2	E2	20	1.2.3.1	
	9400-2	2	E3,F1	11	1.2.3.1	
	9400-2	2	G5,H1	11	1.2.3.1	
CKD	9400-1	7	I14	2	1.1.19.1	min/max Decision Clock
	9400-1	8	J11	9	1.1.20.1	
CKM	9400-1	7	I11	6	1.1.19.1	Multiplicator Clock
	9400-1	8	I3	7	1.1.20.1	
	9400-1	8	J3	7	1.1.20.1	
CKR	9400-4	2	I3	3,6	1.4.3.1	Sample Clock
	9400-3	3	B1	9,10	1.3.9.1	Data Multiplexer
CKS	9400-1	7	I11	8	1.1.19.1	Multiplicator Shift Clock
						min/max Load Clock
	9400-1	8	I8	12	1.1.20.1	min/max/mult
	9400-1	8	I9	12	1.1.20.1	
	9400-1	8	J8	12	1.1.20.1	
	9400-1	8	J9	12	1.1.20.1	
CLEAR						General Clear Line (for
	9400-1	4	L14	12	1.1.12.1	Display and S+H)
	9400-1	4	L15	12	1.1.12.1	DRAM Controller
CRP	9400-9B					DRAM Controller
	9400-1	1	J17	10	1.1.8.1	50/60 Hz Sync
	9400-1	1	J17	11	1.1.8.1	Sync and Line Trig
						Sync and Line Trig
CSI	9400-1	9	H9	7	1.1.21.1	Front Panel Data Shift in
	9400-1	11	H4	11	1.1.17.1	Calibration Controller
	9400-1	11	H4	11	1.1.31.3	Analog Frontend Control
	9400-1	9	H9	1	1.1.21.1	Front Panel Control
CSIP	9400-1	11	H4	6	1.1.31.3	Serial Frontend Data
	9400-1	12	F4	1,2	1.1.31.2	Frontend Digital Control
CSO	9400-1	13	E12	13	1.1.32.1	Front Panel Data Shift Out
	9400-1	9	G17	2	1.1.21.1	Front Panel Control
CTC1	9400-1	13	E12	3	1.1.32.1	Int Trig CHAN1 Control
	9400-1	13	swit.3		1.1.32.1	

CTC2	9400-1	13	E12	4	1.1.32.1	Int Trig CHAN2 Control
	9400-1	13	swit.2		1.1.32.1	
CTE	9400-1	13	E12	5	1.1.32.1	Ext Trig Control
	9400-1	13	swit.1		1.1.32.1	
CTL	9400-1	13	E12	6	1.1.32.1	Line Trigger Control
	9400-1	13	swit	4	1.1.32.1	
CTN	9400-1	13	E6	11	1.1.32.1	Neg Trig Select
	9400-1	13	A13	7	1.1.32.1	
CTP	9400-1	13	E6	12	1.1.32.1	Pos Trig Select
	9400-1	13	A13	5	1.1.32.1	
DO-4	9400-4	2	B5	1	1.4.4.1	Bidirectional CPU Data Bus
0	9400-4	2	G7	7	1.4.6.1	TDC Clock Divider
1	9400-4	2	G7	5	1.4.6.1	
2	9400-4	2	F6	11	1.4.6.1	
2	9400-4	2	F7	14	1.4.6.1	
3	9400-4	2	F6	10	1.4.6.1	
3	9400-4	2	F7	2	1.4.6.1	
4	9400-4	2	F6	9	1.4.6.1	
4	9400-4	2	F7	10	1.4.6.1	
4	9400-4	2	G6	5	1.4.6.1	
DDIS	9400-2	1	A2	14	1.2.2.1	Display DRAM Access Demand
	9400-1	4	L15	11	1.1.12.1	DRAM Controller
DERR	9400-6	1	A2	10	1.6.2.1	Hardware DMA Bus Error
	9401-2	1	Q2	e	1.12.2.1	
	9400-1	2	E28	8	1.1.10.1	Bus Buffer
	9400-1	2	E28	11	1.1.10.1	Bus Buffer
DTACK	9400-1	9	G17	8	1.1.21.1	Data Transfer Acknowledge on CPU Bus
	9400-1	9	G20	3	1.1.21.1	Front Panel Control
	9400-1	7	G20	8	1.1.22.1	Backup RAM
	9400-1	7	H15	3	1.1.19.1	Min/max/mult
	9400-1	4	J15	3	1.1.12.1	DRAM Controller
	9400-1	6	J15	6	1.1.18.1	RS232 Interfaces
	9400-1	1	J15	11	1.1.4.1	EPROM Addressing
	9400-1	4	K16	6	1.1.16.1	Display Controller
	9400-3	6	F13	3	1.3.10.1	ADC Memory Control
	9400-4	1	C7	11	1.4.4.1	TDC Command Register
	9400-6	1	C2	4	1.6.2.1	GPIB
	9401-2	1	E9	10	1.12.2.1	GPIB
	9401-2	2	B6	3,10	1.12.3.1	
	9400-1	2	H29	10	1.1.1.2	CPU DTACK Input
EI	9400-4	1	A5	6	1.4.4.1	Enable Interrupt
	9400-4	1	C4	5	1.4.7.1	Interrupt Controller
EOVX	9400-2	3	Q29	C	1.2.6.1	End of Vector X
	9400-2	2	D2	1	1.2.3.1	WRVEC
EOVY	9400-2	4	Q14	C	1.2.6.1	End of Vector Y
	9400-2	2	D2	1	1.2.3.1	WRVEC
ERR	9400-1	2	L15	6	1.1.9.1	General Hardware Bus Error
	9400-1	2	E28	9	1.1.10.1	Bus Buffer
	9400-1	2	E28	12	1.1.10.1	Bus Buffer
ET	9400-4	1	A5	19	1.4.4.1	Ext Trigger Select
	9400-4	3	G1	7	1.4.8.1	Trigger System

ETR	9400-1	10	Q5	E	1.1.33.1	External Trigger
	9400-1	3	switch1		1.1.32.1	
EXT	9400-1	10	Front panel		1.1.33.1	External Trigger in
FA	9400-4	1	B5	9	1.4.4.1	50/100 MHz Select
	9400-4	2	G7	11	1.4.6.1	
FA 1-5						Front Panel Address Read Bus
1	9400-5	1	CDE	1	1.5.2.1	Potentiometers
2	9400-5	1	CDE	16	1.5.2.1	
3	9400-5	1	CDE	15	1.5.2.1	
4	9400-5	2	A	6	1.5.3.1	Switcher
4	9400-5	1	B	8,12	1.5.2.1	Potentiometers
5	9400-5	1	B	3,5,11	1.5.2.1	
1-5	9400-1	9	C18		1.1.21.1	
4	9400-1	9	F19	4	1.1.21.1	Front Panel Control
5	9400-1	9	F19	5	1.1.21.1	Front Panel Control
FA 0	9400-5	1	CDE	8	1.5.2.1	Analog Serial Bus
see AN 0	9400-1	9	C17	2	1.1.21.1	
FC	9400-1	1	K13	8	1.1.5.1	CPU Function Code Mode Data Transfer
	9400-1	1	I17	7	1.1.5.1	
	9400-1	1	L13	13	1.1.5.1	
FC 0-2	9400-1	2	H29	26+	1.1.1.2	CPU Function Code (data -interrupt)
0-1	9400-1	1	K13	9+	1.1.5.1	Block Decoder
GAIN1	9400-1	11	G5	14	1.1.31.3	Gain CHAN 1
	9400-1	14	C4	20	1.1.31.2	Frontend Gain
GAIN2	9400-1	11	G5	8	1.1.31.3	Gain CHAN 2
	9400-1	15	A4	20	1.1.31.2	Frontend Gain
GBUS	9400-1	4	K11	14	1.1.12.1	CPU Bus DRAM Access
	9400-1	5	C21	5,15	1.1.13.1	
	9400-1	4	J15	1	1.1.12.1	
	9400-1	4	K10	10	1.1.12.1	
	9400-1	4	K13	3	1.1.12.1	
	9400-1	4	L11	1+	1.1.12.1	
GCAL	9400-1	4	K10	6	1.1.12.1	S+H DAC DRAM Access
	9400-1	4	F18	9	1.1.17.1	Calibration Controller
	9400-1	4	L13	1	1.1.12.1	
	9400-1	5	L20	15	1.1.13.1	RAM Address Select
	9400-1	5	K21	1	1.1.13.1	
GDIS	9400-1	4	K10	8	1.1.12.1	Display DRAM Access
	9400-1	4	L13	5	1.1.12.1	
	9400-1	5	L18	15	1.1.13.1	RAM Address Select
	9400-1	5	L19	15	1.1.13.1	
GND CAL	9400-1	6	GND		1.1.17.1	S+H Reference Ground
GRAM	9400-1	4	L12	6	1.1.12.1	General DRAM Access
	9400-1	5	K22	1+	1.1.13.1	RAM Address Select
GREF	9400-1	4	L11	8	1.1.12.1	Refresh DRAM Access
	9400-1	4	K13	13	1.1.12.1	
	9400-1	4	L10	13	1.1.12.1	
	9400-1	5	L18		1.1.13.1	RAM Address Select
	9400-1	5	L22		1.1.13.1	RAM Address Select

HALT	9400-1	1	J17	1	1.1.3.1	General Halt Line (boot with RESET)
	9400-1	2	H29	17	1.1.1.2	CPU Halt
	9400-1	2	L15	2	1.1.9.1	Time Out
IN CHAN1	9400-1	14	Front panel		1.1.31.2	CHAN 1 Input
IN CHAN2	9400-1	15	Front panel		1.1.31.2	CHAN 2 Input
INT1	9400-1	9	H16	9	1.1.21.1	Individual Interrupt Request
INT2	DMA slot		a12		1.1.11.1	DMA Interrupt
INT3	9400-1	6	L4	18	1.1.18.1	RS232-1 Interrupt
INT4	9400-1	6	L6	18	1.1.18.1	RS232-2 Interrupt
INT5	9400-4	1	C5	13	1.4.7.1	TDC Interrupt
INT6	9400-6	1	C2	1	1.6.2.1	GPIB Interrupt
INT7	DMA slot		a13		1.1.11.1	Test Interrupt
	9400-1	1	H20	1	1.1.7.1	Interrupt Decoder
IPL 0	9400-1	1	H20	6-9	1.1.7.1	External Coded CPU Interrupt Priority Level
	9400-1	2	H29	23+	1.1.1.2	CPU Int Inputs
IT	9400-4	1	A5	2	1.4.4.1	Random Trig Enable
	9400-4	3	G1	11	1.4.8.1	
LDS	9400-1	2	H29	8	1.1.1.2	Lower Byte Data Bus Strobe (word transf with UDS)
	9400-1	2	E28	4	1.1.10.1	Bus Buffer
LTR	9400-1	1	J17	13	1.1.8.1	Line Synchronization
	9400-1	13	switch	4	1.1.32.1	
MCL	9400-1	7	H15	11	1.1.19.1	
	9400-1	7	G17	13	1.1.19.1	
	9400-1	7	H11	1	1.1.19.1	
	9400-1	7	H16	3	1.1.19.1	
	9400-1	8	I3	1	1.1.20.1	m-M/M
	9400-1	7	I15	1	1.1.19.1	
	9400-1	8	J3	1	1.1.20.1	m-M/M
MER	9400-1	7	H12	11	1.1.19.1	min/max Product Enable Read
	9400-1	8	I7	1+	1.1.20.1	
	9400-1	8	J7	1+	1.1.20.1	
MEW	9400-1	7	H13	3	1.1.19.1	min/max Mult Write Enable
	9400-1	8	I6	1+	1.1.20.1	
	9400-1	7	I10	3	1.1.19.1	
	9400-1	7	I11	4	1.1.19.1	
	9400-1	8	J6	1+	1.1.20.1	
	9400-1	7	J10	3	1.1.19.1	
MIN	9400-1	7	H12	5	1.1.19.1	max/min Test
	9400-1	7	I12	10	1.1.19.1	
	9400-1	8	J11	1	1.1.20.1	
	9400-1	8	J12	2,4	1.1.20.1	
MLL	9400-1	7	J13	10	1.1.19.1	min/max Mult Input DATA Strobe

MNE	9400-1	7	I12	8	1.1.19.1	Internal Min Product Enable Read
	9400-1	8	I8	3	1.1.20.1	
MNH 0-1	9400-1	7	J10		1.1.19.1	Upper Byte Min Load Mult CTE Load Shift Command
0	9400-1	8	J8	1	1.1.20.1	
1	9400-1	8	J8	19	1.1.20.1	
MNL 0-1	9400-1	7	I10		1.1.19.1	Lower Byte Min Load Mult CTE Load Shift Command
0	9400-1	8	I8	1	1.1.20.1	
1	9400-1	8	I8	19	1.1.20.1	
MXE	9400-1	7	I12	6	1.1.19.1	Internal Max Read Enable
	9400-1	8	I9	3	1.1.20.1	
	9400-1	8		3	1.1.20.1	
MXH 0-1	9400-1	7	J10		1.1.19.1	Upper Byte Max Load Command
0	9400-1	8		1	1.1.20.1	
1	9400-1	8		19	1.1.20.1	
MXL 0-1	9400-1	7	I10		1.1.19.1	Lower Byte Max Load Command
0	9400-1	8	I9	1	1.1.20.1	
1	9400-1	8	I9	19	1.1.20.1	
NEG IN	9400-4	3	See TR		1.4.8.1	Neg Trigger Pulse
NREF	9400-1	9	Conn 3		1.1.12.1	Front Panel Neg Reference
	9400-5	1		1	1.5.2.1	Pots Anticlockwise End
OFFSET1	9400-1	11	G5	1	1.1.31.3	Offset CHAN 1
	9400-1	14	C4	13	1.1.31.2	Offset Control
OFFSET2	9400-1	11	G5	7	1.1.31.1	Offset CHAN 2
	9400-1	15	A4	13	1.1.31.2	Offset Control
PCAL	9400-1	4	K10	11	1.1.12.1	S+H DAC Data Strobe
	9400-1	4	L14	13	1.1.12.1	
PCL	9400-1	11	G4	7	1.1.31.3	Probe Calibration Level
	9400-1	10	E1	4	1.1.35.1	
PDIS	9400-1	4	L13	6	1.1.12.1	Display Data Strobe
	9400-1	4	L15	13	1.1.12.1	
	9400-2	1	A4	12	1.2.2.1	Display Board
	9400-2	1	A4	13	1.2.2.1	
	9400-2	1	B5	11	1.2.2.1	
PGD						Display Board Present
	9400-1	4	K16	5	1.1.16.1	Display Controller
PGDIS	9400-2	1	B4	6	1.2.2.1	Display End of Page
	9400-1	4	Q40	b	1.1.16.1	Display Controller
	9400-2	1	I3	8	1.2.2.1	
	9400-2	1	H2	8	1.2.2.1	
PGM						EPROM Program Signal or A14 Address
	9400-1	1	EPROM patch		1.1.4.1	
	9400-1	1	L1-4	27	1.1.6.1	
	9400-1	1	U1-4	27	1.1.6.1	
POS IN	9400-1	3	See TR		1.4.8.1	Pos Trig Pulse

PRCAL	9400-1	13	E6	3	1.1.32.1	
	9400-1	10	E1	6	1.1.35.1	
PROBECAL	9400-1	Front	panel		1.1.5.1	Probe Calibration Output
PREF	9400-1	9	Conn	10	1.1.21.1	Front Panel ref +5 V
	9400-5	1		1	1.5.2.1	Pots Clockwise End
PR 0-7	9400-1	1	I18		1.1.6.1	Peripheral Decode
0	9400-6	1	A1	1	1.6.2.1	
0	9400-6	1	A1	15	1.6.2.1	
0	9400-6	1	A2	13	1.6.2.1	
1	9400-4	1	C8	4	1.4.3.1	
2	9400-1	9	G19	10	1.1.20.1	Front Panel Control
2	9400-1	9	G19	13	1.1.20.1	Front Panel Control
2	9400-1	9	G20	1	1.1.20.1	Front Panel Control
3	9400-1	6	J15	4	1.1.18.1	RS232 Interfaces
3	9400-1	6	L3	19	1.1.18.1	RS232 Interfaces
3	9400-1	6	L10	1,4	1.1.18.1	RS232 Interfaces
4	9400-1	7	H15	4	1.1.19.1	Min/max Timing
5	9400-1	7	G20	4+	1.1.22.1	Battery Backup
6	9400-1	4	K16	4	1.1.16.1	Display Controller
6	9400-1	4	L17	1,5	1.1.16.1	Display Controller
7	9400-1	9	G17	6+	1.1.24.1	Timer
PRT	9400-4	1	A5	5	1.4.4.1	Post/pre Trig Select
	9400-4	4	D2	1	1.4.10.1	
RAS	9400-1	4	K21	9	1.1.12.1	DRAM Row Address Strobe
	9400-1	5	K23-	4	1.1.14.1	Dynamic RAM
	9400-1	5	-L30	4	1.1.14.1	
RATE	9400-1	2	K1	6	1.4.3.1	100/50 MHz Select
	9400-3	1	A2	4	1.3.2.1	ADC Board
RESET	9400-1	1	J17	2	1.1.3.1	General Reset Line (Boot with HALT)
RESET	9400-1	2	H29	18	1.1.1.2	General Reset
	9400-1	9	F17	13	1.1.21.1	Front Panel Control
	9400-1	9	F19	12	1.1.21.1	Front Panel Control
	9400-1	2	J15	9	1.1.9.1	
	9400-1	6	K8	10	1.1.18.1	RS232 Interfaces
	9400-1	4	K14	4	1.1.12.1	RAM Controller
	9400-1	2	K15	11	1.1.9.1	
	9400-1	4	L12	12	1.1.12.1	RAM Controller
	9400-1	4	L16	1+	1.1.16.1	Display Controller
	9400-2	1	A2	1	1.2.2.1	Display Board
	9400-2	1	C4	1	1.2.3.1	Display Board
	9400-2	2	Trans	2	1.2.5.1	
	9400-4	1	C7	2	1.4.4.1	
	9400-6	1	A2	1	1.6.2.1	
	9400-6	1	B1	1	1.6.2.1	
	9400-2/n	2	B5	3	1.12.3.1	

RF 0-3	9400-4	1	C8		1.4.4.1	Read Functions
0	9400-4	4	B4	1,11	1.4.12.1	
1	9400-4	5	B3	1,19	1.4.15.1	
2	9400-4	5	B7	1	1.4.15.1	
2	9400-4	1	C6	5	1.4.4.1	
3	9400-4	1	C6	9	1.4.4.1	
3	9400-4	1	E4	3	1.4.7.1	
I	9400-4	1	A5	15	1.4.4.1	Enable Int Roll Mode
	9400-4	1	C6	2	1.4.7.1	
RSEL	9400-1	4	K12	2	1.1.12.1	Internal DRAM Select
	9400-1	6	F18	10	1.1.17.1	Calibration Controller
	9400-1	4	K11	1	1.1.12.1	DRAM Controller
	9400-1	4	K12	5	1.1.12.1	
	9400-1	4	K13	2	1.1.12.1	
	9400-1	4	L12	10	1.1.12.1	
Y	9400-4	3	E3	8	1.4.8.1	Ready
	9400-4	4	A4	7	1.4.12.1	Interpolation TDC
	9400-4	3	G1	6	1.4.8.1	Trigger System
/W	9400-1	2	H29	9	1.1.1.2	Read Write CPU Bus (dir of data)
	9400-1	2	E28	5	1.1.10.1	Bus Buffer
	9400-1	1	I19	3	1.1.4.1	
SCK	9400-1	9	F17	6	1.1.21.1	Front Panel Shift Clock
	9400-1	11	H4	10	1.1.17.1	Calibration Controller
	9400-1	11	H4	10	1.1.31.3	Analog Frontend Control
	9400-1	9	H9	2	1.1.20.1	Front Panel Control
SCKP	9400-1	11	H4	7	1.1.31.3	Front Panel Control Clock
	9400-1	12	F4	9	1.1.31.2	Frontend Control CHAN1
	9400-1	12	F12	8	1.1.31.2	Frontend Control CHAN2
SEX	9400-1	7	H16	5	1.1.19.1	Signed Multiplier
SIN	9400-1	9	G17	3	1.1.21.1	Front Serial Data Shift in
SINT	9400-1	1	H20	14	1.1.7.1	ORed Interrupt Request
	9400-1	3	DMA slot	c10		
SRC	9400-1	4	K13	12	1.1.12.1	Select DRAM Row Col Mux Address
	9400-1	5	C21	1	1.1.13.1	RAM Address Select
	9400-1	5	F21	1	1.1.13.1	
	9400-1	5	K21	8	1.1.13.1	
	9400-1	5	L20	1	1.1.13.1	
	9400-1	4	L10	10	1.1.12.1	RAM Sequencer
SSE	9400-1	7	H10	8	1.1.19.1	Signed Mult CTE
	9400-1	7	I15	5	1.1.19.1	Min/max Timing
	9400-1	8	J9	11	1.1.20.1	Min/max/multiply
STVEC	9400-2	1	B1	9	1.2.2.1	Start Vector
	9400-2	2	D1	10	1.2.3.1	X and Y DACs
SYDIS	9400-1	2	K15	13	1.1.8.1	Display Line Synchronization
	9400-2	1	B2	2	1.2.3.1	Display Board
SYNC	9400-4	2	I3	2,5	1.4.6.1	Sample Sync
	9400-3	3	B1	4,5	1.3.1.1	ADC Board
T	9400-1	A13	See TR		1.1.32.1	Trig to 9400-4 TDC
TCH1	9400-1	14	Q13	Em	1.1.31.1	CHAN 1 Trigger
	9400-1	13	switch	3	1.1.32.1	

TCH2	9400-1	15	Q10	Em	1.1.31.1	CHAN 2 Trigger
	9400-1	13	switch	2	1.1.32.1	
TCL	9400-1	4	L16	5	1.1.16.1	Clear State Abort
	9400-1	4	K16	2	1.1.16.1	
	9400-1	4	L16	12	1.1.16.1	
	9400-1	1	J17	9	1.1.3.1	Power on Reset
TD	9400-4	3	G4	4	1.4.8.1	Trigger System
	9400-4	4	A4	14	1.4.12.1	Interpolation TDC
	9400-4	4	C4	1	1.4.10.1	A and B Delay
	9400-4	4	C4	13		
TEST	DMA	3	slot	a3	1.1.11.1	Test Mode for 4928 Tester (disable auto reboot)
	9400-1	1	J19	3	1.1.3.1	
TR	9400-1	13	A13	3	1.1.32.1	Pos Trig to 9400-4
	9400-4		K8	10	1.4.8.1	Triger System
TR bar	9400-1	13	A13	2	1.1.32.1	Neg Trig to 9400-4
TRIGHI	9400-1	11	G4	14	1.1.31.3	High Trig Threshold
	9400-1	13	B13	8	1.1.32.1	
TRIGLO	9400-1	11	G4	8	1.1.31.3	Low Trig Threshold
	9400-1	13	B13	5	1.1.32.1	
T2	9400-1	4	K17	13	1.1.15.1	4 MHz Clock
T3	9400-1	4	K17	6	1.1.15.1	2 MHz Clock
	9400-1	4	K18	13	1.1.15.1	
T 4-11	9400-1	4	K18		1.1.15.1	Derived Clocks
8	9400-1	4	L14	3	1.1.12.1	
8	9401-2/n	2	A1	11	1.12.3.1	
9	9401-2/n	3	B1	1	1.13.3.1	
9	9401-2/n	3	C5	6	1.12.3.1	
11	9400-1	4	L14	11	1.1.12.1	
T 12-15	9400-1	4	K20		1.1.15.1	Derived Clocks
12-14	9400-1	5	J22		1.1.17.1	
12-14	9400-1	5	L20		1.1.13.1	
14	9400-1	9	F19	9	1.1.24.1	
14	9400-1	9	H7	1	1.1.24.1	
14	9400-1	10	E1	9	1.1.35.1	
UDS	9400-1	2	H29	7	1.1.1.2	Upper Byte Data Bus Strobe (word transf with LDS)
	9400-1	2	E28	3	1.1.10.1	
VPA	9400-1	1	L13	11	1.1.5.1	Valid 68000 Mode Interrupt Peripheral Address
	9400-1	2	H29	21	1.1.1.2	
VX	9400-2	2	G3	2	1.2.3.1	X Velocity
	9400-2	3	Q19		1.2.6.2	X Integrator
	9400-2	3	Q20		1.2.6.2	
	9400-2	3	Q22	c	1.2.6.2	
VY	9400-2	2	G1	2	1.2.3.1	Y Velocity
	9400-2	4	Q4		1.2.6.2*	Integrator
	9400-2	4	Q5		1.2.6.2*	
	9400-2	4	Q7	c	1.2.6.2*	

WEL	9400-1	4	K21	7	1.1.12.1	DRAM Lower Byte Write Strobe
WEU	9400-1	4	K21	3	1.1.12.1	DRAM Upper Byte Write Strobe
WFO-3	9400-4	1	C8		1.4.3.1	Write Functions
WRVEC	9400-2	3	Same as	EOVX and	EOVY	
WTVEC	9400-2	2	C2	10	1.2.4.1	
X	9400-2	2	G4	2	1.2.3.1	X DAC Output
XX	9400-1	ADC slot		a17	1.1.11.1	ADC Slot Select
	9400-3	6	H6	2	1.3.10.1	
Y	9400-2	2	G2	2	1.2.3.1	Y DAC Output
YY	9400-1	ADC slot		c15	1.1.11.1	ADC Slot Select
	9400-3	6	H6	11	1.3.10.1	
Z	9400-2	2	J3	2	1.2.4.1	Z DAC Output
ZC	9400-7	1	Conn		1.7.1.1	Z Cutoff
+3 V	9400-1	16	G10	out	1.1.37.1	Analog Power
-3 V	9400-1	16	E10	out	1.1.37.1	Analog Power
+12 V	9400-1	16	F10	out	1.1.37.1	Analog Power
-12 V	9400-1	16	F11	out	1.1.37.1	Analog Power
+12 V	9400-4	6	I7	4	1.4.19.1	Analog Power
-12 V	9400-4	6	I7	11	1.4.19.1	Analog Power

1.21 Bus Finder

This section lists the buses of the 9400 DSO and their sources and destinations to board level and page number of schematic.

A	1-23	Address bus (unbuffered) of the 6800 CPU		
	19-21	9400-1	1	Address space bank decoder
	1-17	9400-1	1	EPROMS
	16-18	9400-1	1	Peripheral decoder
	1-23	9400-1	2	68000 CPU
	1-23	9400-1	2	Address buffer
ANI	38-46	Analog bus - analog data from frontend and front panel to ADC		
	38-46	9400-1	9	Front panel logic
	38-40	9400-1	11	50 ohm overload detection
	42	9400-1	13	Trigger signal
	44	9400-1	9	Temperature measurement
	46	9400-1	10	Probe calibrator control
	38-46	9400-5	1	Front panel board
BA	1-23	Address bus (buffered) of the 68000 CPU		
	1-23	9400-1	3	DMA slot
	1-16	9400-1	5	RAM address select
	1-3	9400-1	6	RS232 interfaces
	1-11	9400-1	7	Backup RAM
	1-5	9400-1	9	Front panel logic - see FA
	1-3	9400-3	6	ADC boards
	4-15	9400-3	7	ADC boards
	1-2	9400-4	1	TDC board
	1-3 5-6 14	9400-6	1	GPIB board
	1-3 5-6 14	9401-2	1	GPIB board
	9 18	9401-2	2	Extra RAM
	2-17	9401-2	3	Extra RAM
BD	0-15	Data bus (buffered) of the 68000 CPU		
	0-15	9400-1	2	Data buffer
	0-15	9400-1	2	Terminations
	0-15	9400-1	3	ADC slots
	0-15	9400-1	3	DMA slot
	0-15	9400-1	3	TDC slot
	0-1	9400-1	4	Display controller
	0-15	9400-1	5	DRAM
	8-15	9400-1	6	RS232 interfaces
	0-7	9400-1	7	Backup RAM
	1 22-23	9400-1	7	Min/max/mult timing
	0-15	9400-1	8	Min/max/mult

	0-11	9400-1	9	Front panel logic - see FD/V
	0-15	9400-1	9	Timer
	0-15	9400-3	6	ADC boards a20-27 + c20-27
	0-15	9400-4	1	TDC board
	0-15	9400-6	1	GPIB board
	0-15	9401-2	1	GPIB board
	0-15	9401-2	3	Extra RAM
BK	0-7	Address space banks		
		9400-1	1	Bank decoder
	0	9400-1	1	EPROMs
	0	9400-1	2	Data bus buffer
	1			Spare
	2			Spare
	3	9400-1	1	Peripheral decoder
	4	9400-1	4	DRAM controller
	4	9400-1	2	Data bus buffer
	5			Spare
	6	9400-1	3	ADC slots
	6	9400-3	6	ADC boards
	7	9400-1	3	DMA slot
	7	9401-2	2	Extra RAM
BKPR		Banks and peripherals BK + PR - see under BK and PR for details		
		9400-1	1	Bank and peripheral decoders
BS		BACK BATT CK HALT RESET SYDIS TCL T2-15		
		9400-1	4	RAM controller
		9400-1	7	Backup RAM
		9400-1	7	Min/max/mult timing
		9400-1	9	Front panel logic
BT		BAS BLDS BUDS BRW BWR		
		9400-1	2	Buffered memory controls
		9400-1	4	Clock generator
		9400-1	4	Display controller
		9400-1	9	Front panel logic
		9400-3	6	ADC boards
		9400-4	1	TDC board
		9401-2	2	Extra RAM
		9401-2	3	Extra RAM
C	11-28	Frontend Attenuation and couplings		
	11-13	9400-1	12	Q1-3 Couplings
	11-13	9400-1	14	Relays Couplings
	16-18	9400-1	12	F4 Attenuation
	16-18	9400-1	14	C4 Attenuation
	21-23	9400-1	12	Q33-35 Couplings
	21-23	9400-1	15	Relays Couplings
	26-28	9400-1	12	F12 Attenuation
	26-28	9400-1	15	A4 Attenuation

CA	1-3	Address bus for analog frontend control	
		9400-1	5 Calibration register
		9400-1	11 Analog frontend control
CAL		ACAL GND CAL CA CALEN CD	
		9400-1	5 Calibration register
		9400-1	6 Calibration DAC
CD	0-12	Digital data for calibration system	
	0-12	9400-1	5 Calibration register
	0-11	9400-1	6 Calibration DAC
CS	11-28	Frontend controls	
	11-18	9400-1	12 Digital frontend controller
	11-18	9400-1	14 Frontend hybrids control
	21-28	9400-1	15
	0	9400-1	9 Front panel serial data line
D	0-15	Data bus (unbuffered) of the 68000 CPU	
	0-15	9400-1	1 EPROMs
	0-15	9400-1	2 68000 CPU
	0-15	9400-1	2 Data buffer
DA	1-14	Address bus for display controller	
	1-14	9400-1	4 Display controller
	1-14	9400-1	5 RAM address select
FA	1-5	Front panel address	
	1-5	9400-1	9 Front panel address
	1-5	9400-5	1 Front panel board
FC	0-1		
	0-1	9400-1	1 Bank decoder control
	0-1	9400-1	2 Bank decoder control
FD	0-11	Front panel data	
	0-11	9400-1	9 Front panel logic
	0-11	9400-5	2 Front panel board
INT	1-7	Interrupt lines	
		9400-1	1 Interrupt decoder
	1	9400-1	9 Front panel logic
	2	9400-1	3 DMA slot
	3	9400-1	6 RS232 interface port 1
	4	9400-1	6 RS232 interface port 2
	5	9400-1	3 TDC slot
	5	9400-4	1 TDC board
	6	9400-1	3 GPIB slot
	6	9400-6	1 GPIB board
	6	9401-2	1 GPIB board
	7	9400-1	3 Test slot
IPL	0-2	Encoded interrupt bus	
	0-2	9400-1	1 Int lines from int decoder
	0-2	9400-1	2 Int lines to 68000

LA	0-7	Address bus in RAM address select	
	0-7	9400-1	5 RAM address select
LD	0-15	Data bus for min/max/mult circuit	
	0-15	9400-1	8 Min/max/mult circuit
MA	0-7	DRAM multiplexed address bus	
	0-7	9400-1	5 RAM address select
	0-7	9400-1	5 DRAM address pins
MD	0-15	Data bus for min/max/mult	
	0-15	9400-1	8 Min/max/mult
PR	0-7	Peripherals addressing	
		9400-1	1 Peripheral decoder
	1	9400-1	3 RDC slot
	1	9400-4	1 TDC board
	2	9400-1	9 Front panel logic
	3	9400-1	6 RS232 interfaces
	4	9400-1	7 Min/max/mult timing
	5	9400-1	7 Backup RAM
	6	9400-1	4 Display controller
	7	9400-1	9 Timer
RR	0-15	Data read bus	
	0-15	9400-1	2 Bus buffer
	0-12	9400-1	5 Calibration register
	0-15	9400-1	5 DRAM
	0-15	9400-1	4 Display slot
	0-15	9400-2	1 Display board
S	0-7	RS232 data	
	0-7	9400-1	6 RS232 select/buffer
	0-7	9400-1	6 RS232 port 1
	0-7	9400-1	6 RS232 port 2
T	2-15	9400-1	4 Clock generator
	12-14	9400-1	5 Calibration register
	14	9400-1	10 Probe calibrator
	14	9400-1	9 Timer
TA	5-15	Address bus from 9400-4 to 9400-3 boards	
	5-15	9400-1	3 ADC and TDC slots
	5-15	9400-3	7 ADC boards
	5-15	9400-4	5 TDC board
V	0-15	Data for front panel and calibration	
	4-11	9400-1	9 ADC for front panel/frontend
	0-11	9400-1	9 Data bus for FD to front panel

1.23 GPIB or IEEE-488 Interface

1.23.1 Introduction

This section is a simple description of the GPIB interface as an aid to understanding the interface in the 9400 DS0: it is not intended as a complete specification of the system.

The GPIB system is designed for the interaction of a number of interacting devices, which may transmit or receive information as required. The system includes data lines over which the actual data are sent, bus management lines for control, and handshake lines to ensure correct acceptance of data at the right destination. The main features of the bus are summarized below:

Maximum number of devices	15
Maximum bus length	20 meters or 2 meters per device, whichever is less
Connection	star or chain

Note that more than half of any connected devices must be powered up, even if they will not be used.

Data lines	8	DIO 1 to 8
Handshake lines	DAV	Data available
	NRFD	Not ready for data
	NDAC	Not data accepted
Bus management lines	EOI	End or identity
	IFC	Interface clear
	SRQ	Service request
	ATN	Attention
	REN	Remote enable
Active level	+0.4 V	
Inactive level	+3.3 V	

Note that all signal lines are active low, and that they are wire ORed to allow participation by all devices.

In addition, there are 8 ground lines, making a total of 24 lines. A diagram of the connector will be found in Section 4, Connectors and Cables.

1.23.2 Functions in the GPIB

In order to allow satisfactory interconnection of several devices the following functions must be provided -

- Enabling any device to transmit data
- Preventing any device from transmitting data
- Enabling any device to receive data
- Preventing any device from receiving data
- Transmitting data to a specific device
- Ensuring that only one device is transmitting
- Ensuring that transmitting takes place only when reception is possible
- Enabling any device to request servicing
- Identify type of data to be sent

Any device can be activated into the "talk" or "listen" state, and can be de-activated by the commands "untalk" and "unlisten". Also a device can be a "controller".

Maximum number of current talkers	1
Maximum number of current listeners	14
Maximum number of current controllers	1

Function of bus lines:

- DAV Data Available; talker says the data on the line are valid.
- NRFD Not Ready For Data; listener says it is not ready for more data. All listeners must release the NRFD line, i.e., let it go high, before talker can send.
- NDAC Not Data Accepted; listener says it has not yet accepted the data. Talker must hold all data lines steady until all listeners have released this line, i.e., it goes high.

Clearly, the NRFD and NDAC are easy to implement by a wired OR system, so that any one device asserting the signal prevents progress to the next step. Progress is made at the speed of the slowest listener. A simple timing diagram is given in <1.1.23.1>, and another way of presenting the system is given in <1.1.23.2>.

The bus management lines function as follows:


- EOI End Or Identify; talker sends this with last byte of a block transfer to indicate last byte. Also used with ATN to parallel poll devices for their Status Bit.
- IFC InterFace Clear; places the GPIB system into a quiescent state.
- SRQ Service ReQuest; any device can send it to the controller to indicate need for attention, and to request interruption of current operations.
- ATN ATteNtion; controller sends this to specify whether DIO lines are to be used for interface messages, e.g., addressing, or for data.
- REN Remote ENable; selects a device as being under local or remote control

Addressing of the devices on the GPIB bus is made by a switch which can select values from 0 to 30.

For more detailed information on the GPIB bus consult a specialized GPIB-IEEE488 document.

The principles of GPIB are quite simple - the system must wait for all users, and lines are wire ORed so that all can pull the lines down.

The handshake sequence is illustrated in two ways. In <1.1.23.1> the signal waveforms are sketched, while <1.1.23.2> is a flowchart.




DATA BYTE TRANSFER IN GPIB IEEE-488

Figure 1.1.23.1

The handshake timing sequence proceeds as follows:

- | | |
|-------------|---|
| Preliminary | The source checks for presence of listeners and places the next data byte on the data lines DI01-8. |
| t_{-1} | Acceptors one by one become ready for byte. Last one allows NRFD to go high. |
| t_0 | Source pulls down DAV to validate data. |
| t_1 | The first listener to accept the data pulls down NRFD to show it is no longer ready for a new byte. |
| t_2 | The listeners one by one accept the data, and the last one lets NDAC go high. |
| t_3 | The source sets DAV high to show this byte is no longer valid. |
| t_4 | The listeners one by one accept this, the first one pulling NDAC low for the next cycle. |
| t_5 | As for t_{-1} . |



HANDSHAKE TIMING SEQUENCE IN GPIB IEEE-488

Figure 1.1.32.2

CHAPTER 2

CALIBRATION, FAULT FINDING and REPAIR

Table of Contents

2.1	Introduction
2.2	Symptoms and Diagnosis
2.2.1	No Image on Screen
2.2.2	Abnormal Image on Screen
2.2.3	Abnormal Control Response
2.3	Fault Finding on Individual Boards
2.3.1	9400-1
2.3.2	9400-2
2.3.3	9400-3
2.3.4	9400-4
2.3.5	9400-5
2.3.6	9400-6
2.3.7	9400-7
2.3.8	9400-8
2.3.9	9400-9 and Power Supplies
2.3.11	9401-1
2.3.12	9401-2
2.4	Calibration Procedures on Boards
2.4.1	9400-1
2.4.2	9400-2
2.4.3	9400-4
2.4.5	9400-5
2.4.6	9400-6
2.4.7	9400-7
2.4.8	9400-8
2.4.9	9400-9 and Power Supplies
2.4.11	9401-1
2.4.12	9401-2
2.5	General Notes and Hints

Note:

In this chapter, screen "division" refers to the squares or boxes, i.e., five small divisions.

2.1 Introduction

This chapter is intended primarily for those who may have to test, modify, upgrade or repair a 9400 DSO in the field, ie without the specialized test gear which is available at the large LeCroy offices. It will be assumed only that the reader has the normal electronic workshop facilities, but he should have the use of the following:

- Tektronix 485 analog scope or other fast scope
- Good FET probe for the above
- Function generator
- EHT dummy load or safe receptacle for an EHT cable

Because of the complex nature of the 9400 the provision of an exhaustive diagnostic system is not feasible: what is provided here is an attempt to give enough guidance to locate a fault to the correct board, and perhaps to pin-point the fault in easy cases. The arrangement of the boards within the 9400 DSO <5.0.2> means that access to parts of the 9400-2 and 9400-3 boards is impossible, as is access to any part of the 9400-4. The two 9400-3 boards can, of course, be interchanged for test purposes, but should generally be replaced afterwards.

To make best use of this chapter, reference to the appropriate section of Chapter 1, the functional description, may be needed.

The usefulness of this chapter could be increased as more 9400 DSOs are delivered, if anyone who has useful ideas will send them to LeCroy SA or LeCroy Corp for forwarding. Although in principle the standard repair report is a source of data on faults, it does not normally carry many details of procedures.

2.2 Symptoms and Diagnosis

In this section some attempt is made to suggest possible problems which be the cause of observed symptoms in a defective 9400 DSO.

2.2.1 No Image on Screen

IF the fan is still AND rear panel LEDs are off

THEN check main power fuse on back panel, power plug, etc,

ELSE IF the fan runs AND rear panel LEDs are off

THEN check low voltage supplies and their connections
check for ripple >500 mV on any one of the low voltage DC power
supplies

ELSE IF rear LEDs are on AND front panel LEDs are off

THEN check power supplies to, and operation of, 9400-1 main board

ELSE IF front panel LEDs are on

THEN check heater glow at rear of CRT
check 9400-7 correctly fitted at CRT base
check all cables 9400-2 and 9400-7 (4)

check fuses 9400-2
check thermoswitch open on 9400-2 <1.2.5.1>
check RESET line high <1.2.5.1>
check signals on 9400-2 bus <1.2.2.1>
check amplifier inputs on 9400-2 <1.2.7.1>
check EHT generator on 9400-2 <1.1.9.1>
check sync signal from back panel
at J17 pin 13 9400-1 <1.1.8.1>

The fault is probably on the 9400-2 (1.2) or 9400-1 (1.1.16), but may be caused by no response from a peripheral of the 68000 - note that all boards are peripherals - which can be checked by looking at the re-boot circuit <1.1.2.1>.

2.2.2 Abnormal Image on Screen

IF the display is slightly defocussed, but otherwise normal

THEN adjust focus control on 9400-7 (2.4.7)
OR check function of 9400-7 (1.7)
check HT supplies from 9400-2 (1.2.11)

ELSE IF display dim but otherwise normal

THEN adjust brightness on 9400-7 (2.4.7)
OR check function of 9400-7 (1.7)
check HT supplies from 9400-2 (1.2.11)
check luminance signal from 9400-2 (1.2.4)
check potentiometers (1.5.2)
check potentiometer controls (1.1.21.3)

ELSE IF display badly defocussed or just a patch of light

THEN check function of 9400-7 (1.7)
check HT supplies from 9400-2 (1.2.11)

ELSE IF entire image has wrong width

THEN adjust X amplifier gain (2.4.2.3)
OR check signal into X amp (1.2.7+8)

ELSE IF entire image has wrong height

THEN adjust Y amplifier gain (2.4.2.3)
OR check signal into Y amp (1.2.7+8)

ELSE IF entire image distorted in X

THEN check X deflection processing (1.2.6-8)

ELSE IF entire image distorted in Y

THEN check Y deflection processing (1.2.6-8)

ELSE IF entire image shifted sideways

THEN adjust X offset (2.4.2.2)
OR check X circuits (1.2.6-8)
OR adjust centralizers (2.4.7.4)

ELSE IF entire image shifted vertically

THEN adjust Y offset (2.4.2.2)
OR check Y circuits (1.2.6-8)
OR adjust centralizers (2.4.7.4)

```

ELSE IF lines do not join up correctly

THEN adjust vector controls (2.4.2.5)
OR check circuits (1.2.4)
ELSE IF grids/menus are good but waveforms bad

THEN IF double arrows show waveform 1 (2)
      is right off screen
THEN check input offset at socket with
      Hi-Z voltmeter (2.4.1.4)
AND check input protection diodes (1.1.31.1)

ELSE IF no waveforms on Channel 1 (2)

THEN check entire signal path from Channel 1 (2) input

ELSE IF waveforms on Channel 1 (2) distorted

THEN check 9400-3 Channel 1 (2) (1.3)

ELSE IF bad waveforms on both channels

THEN check 9400-8 is present <5.0.2>
      check it has good signals CK, CKR,
      SYNC (1.4)
      check 9400-4 (1.4)
      check 9400-1 (1.1)

ELSE IF no waveforms on either channel

THEN check 9400-8 is correctly inserted (5.0.3)
      check 9400-8 carries correct signals (1.8)
      check 9400-4 functions (1.4)

```

2.2.3 Abnormal Control Responses

2.2.3.1 Potentiometer Problem

IF **only one is faulty**

THEN IF accessible from rear

THEN probe with scope/meter for levels at ends and slider

ELSE remove front panel and test

IF potentiometer seems good, probe multiplexer output C pin 8 on 9400-5 (1.5.2) for level change with rotation

IF **no signal** change DG508 or test its control signals (1.5.2)

ELSE (several or all do not work)

 probe multiplexer output, C pin 8 on 9400-5 (1.5.2) or front panel connector pin 9 on 9400-1 (ANO) (1.1.21.3) <5.1.1> to see response to rotation

 check DG508 control signals

IF **DG508 signal absent or wrong** remove bottom cover (5.0.1) and check signals on 9400-5 cable <5.1.1> (1.1.21.3) FA1-3, etc.

IF necessary investigate front panel control circuit (1.1.21)

2.2.3.2 Switch Control

IF **only one switch bad**

THEN check switch with meter

OR investigate signals (1.5.3) (1.1.21.4)

ELSE (several or all do not work)

IF all the switches execute the wrong function

THEN check correct insection of cable between 9400-1 and 9400-5 at both ends

ELSE check power on 9400-5 investigate signals (1.5.3) or remove bottom cover (5.0.1) and probe 9400-5 connector <5.1.1> (1.1.21) probe front panel controller (1.1.21)

2.3 Fault Finding on Individual Boards

This section includes suggestions for locating faults on individual boards of the 9400 DSO, in a somewhat anecdotal manner, as a comprehensive list could not be made.

2.3.2 Display Board

2.3.2.1 No Image on Screen

IF there is **no image** on the screen

THEN check the thermoswitch, which is the round component at the center of the MOSFET heatsink; it should be open circuit in a working DSO. <1.2.5.1>

IF it is closed

THEN there is over heating; check the amplifiers <1.2.8.1>

ELSE (it is open) check one pin is at -15 V and the other is between -1 V and +1 V.

IF (lower than -1 V OR higher than +1 V)

THEN check the RESET line (1.2.5), which should be TTL high. <1.2.5.1>

IF the RESET line is TTL low

THEN check the source (9400-1 J17/2)(1.1.3).

ELSE

IF -1 V > thermoswitch > -5 V

THEN check Q67 and 1N748 zener <1.2.5.1>

ELSE

IF -5 V > thermoswitch > -15 V

THEN check Q52 and Q41 <1.2.5.1>

ELSE

IF +15 V > thermoswitch > +1 V

THEN check Q51 and Q42 <1.2.5.1>

2.3.7 CRT Services Board

2.3.7.1 IF No Image Present

THEN check voltages on 9400-7:

600 V	580 V
60 V	75 V
Z	-2 V
ZC	0 V

IF 60 V -> 20 V AND 600 V -> about 10 V

THEN connecting ZC to ground will overcome the protection system to aid investigation

WARNING

IF there is a point of light at the center of the screen you must power down OR remove the ZC override. If you want to continue, power down and disconnect the EHT cable, placing in a dummy load or safe insulating receptacle.

2.3.9 Power Supplies

2.3.9.1 Power Supply Noise Problem

Some power supplies produce noise on the supply rail which can produce disturbance to the display of the 9400 DS0. The diagrams below show the maximum acceptable noise - any unit giving more than this should be replaced. The diagrams show what would be seen using a 9400 DS0 with probe.

A Appearance. The noise looks like this:


|<- 10 or 20 ms->|



B Maximum low frequency ripple must be less than 30 mV pk-pk




C Maximum high frequency ripple must be less than 30 mV pk-pk



D Total ripple must be less than 50 mV pk-pk



E There must be no oscillations:



A similar problem is that some power supplies give sudden short changes in level. If this results in visible screen problems, reject the power supply. Any power supply which gives jumps of more than 50 mV should be rejected. The second, smooth variation is acceptable, because it causes no apparent trouble.



2.4 Setting Up Procedures for 9400 Boards

2.4.0 Introduction


This section describes the adjustments which can be made on several boards in the 9400 DSO. Note that any adjustment which is omitted from this manual must not be touched, as maladjustment of certain presets can seriously degrade performance in a way which may not at first be apparent. Handling of boards should be done in such a way as minimize the risk of moving a preset.

Some procedures require that the internal test software of the 9400 DSO be set up; this is described in (3.1).

2.4.1 9400-1 Main Board

2.4.1.1 Introduction

The 9400-1 main board carries the frontend amplifiers, attenuators and trigger controls, in which there are numerous presets which can be adjusted in the field, for example after replacement of a HVV 200. A Tektronix 485 or similar scope, with a FET probe, is needed.



PRESETS ON THE 9400-1 FRONTENDS

Figure 2.4.1.1

2.4.1.2 Trimming the Trigger

Connect an ohmmeter to the EXT TRIG connector of the 9400 DS0. Set the trigger controls to DC X1. The ohmmeter reading should differ from 1 Mohm by less than 50 k, i.e., 5%.

Set the trigger to DC +10. Look for the same accuracy as before.

Remove the bottom cover of the DS0 (5.0.1). Set the trigger to DC X1. Set up a square wave generator to 4 V pk-pk at 10 kHz, followed by a 20 dB attenuator and a 50 ohm feedthrough, plugged into the EXT TRIG input. Probe the base of Q5 on the 9400-1 board. Adjust C32 <2.4.1.1> for no over- or under-shoot.

Set the trigger to +10 and remove the 20 dB attenuator. Check that Q5 base shows the same amplitude as before. There are two presets for risetime compensation, C31 for the longer time scale, and C33 for the shorter.

```
REPEAT
Adjust    C31 for best compensation
Adjust    C33 for best compensation
UNTIL     no further improvement is seen
```

2.4.1.3 Calibrating the Frontend on 50 Ohm Input

The method will be described for Channel 1. For Channel 2 add 10 to the label of each preset.

Set the DS0 input to 50 ohm DC with INT TRIG CH1 DC. Use a TEK 485 scope with a good FET probe at 50 mV/DIV. Take the 1 MHz square wave from the calibration output of the TEK 485 scope into Channel 1 of the DS0. Probe the SMB connector of channel (9400-1 to 9400-3) <2.4.1.1>.

```
REPEAT
Adjust    C17 for minimum risetime
Adjust    C16 for minimum risetime
UNTIL     risetime cannot be improved
           AND is about 3 ns on Tek 485
```

As a final check put in a fast pulse and look for a risetime of about 3.5 ns at Q5 base.

Check on DSO screen.

Check that the following all give the same amplitude on the screen and at the SMB connector:

40 dB	attenuation	10 mV/DIV on DSO
20 dB	attenuation	100 mV/DIV on DSO
0 dB	attenuation	1 V/DIV on DSO

Check that input resistance is 50 ohms with an ohmmeter. Wrong reading may be due to calibration malfunction (1.1.17) (1.1.34).

Check that CAL1 and CAL2 (1.1.34) G6, pins 14 and 1, 8 and 7, on 9400-1, have the same amplitude, except when a recalibration is in progress.

2.4.1.4 Calibrating the Frontend on 1 M Input

Set the DSO to 1 M DC.

Check with:

10 mV/DIV
100 mV/DIV
1 V/DIV

that the input resistance is within 1% of 1 M ohm. If it is not, look for solder flux and other foreign matter on the underside of the 9400-1 board. If there is none, the upper side will need to be inspected, which means removing the board (5.1), and removing the frontend screen <5.1.1.H>.

Check that offset at the socket is zero, with a millivoltmeter on a 10 mV range. If there is an offset, check the protection diodes, HP2810 and BAV45 <1.1.31.1>.

Set up a generator to produce 10 kHz square waves with a 4V pk-pk amplitude. Feed into 40 dB of attenuators followed by a 50 ohm feedthrough, into the Channel 1 input of the DSO, still on 1 M DC 10 mV/DIV. Check that the DSO screen shows a 40 mV pk-pk square wave.

REPEAT

With 20 dB attenuation and 100 mV/DIV on DSO, check for same size wave on screen.

Probe SMB connector. Tune C12 for no over- or under- shoot.

With no attenuator and 1 V/DIV on DSO, check for same size wave on screen.


Probe SMB connector. Tune C14 for best compensation on a long time scale.

Tune C13 for the best result on a short time scale.

UNTIL all presets are optimized.

2.4.1.5 Setting Up the Input Capacitances

This requires either a Coline M12 probe which has been set up on a 9400 DSO in good adjustment, or the probe shown in <2.4.1.5> which has been set up in the same way.



ALTERNATIVE TEST PROBE
Figure 2.4.1.5

Use a square wave as in (2.4.1.4), i.e., 10 kHz with 4 V pk-pk amplitude.

Set the DSO to 10 mV/DIV 1M DC.

Tune C11 for optimum risetime compensation at the SMB connector.

Set the DSO to 100 mV/DIV and tune C15 in the same way.

2.4.1.6 Setting Up the Offsets

On 9400-1 boards of Rev F and later, the offset presets are easily accessible on the underside <2.4.1.1>, but on earlier versions they are on the top side.

REPEAT

Set up the DSO to perform its internal test routines (3.1.4). Use the offset routine, which takes several seconds. Do not set Ext trig. on the menu, or the DSO will hang up.

Select "Offset vs DAC Gain" with the softkey.

The scope will eventually show a trace rather like one of those in <2.4.1.6>. The tolerance for the height of a ramp is one box overall.

DO with bandwidth ON
DO with bandwidth OFF


Look at <2.4.1.6> to see which way to turn the preset.
Turn if necessary.

UNTIL

offset ramp on both channels is < 1 box
with bandwidth ON

AND

offset ramp on both channels is < 1 box
with bandwidth OFF



TUNING OFFSET PRESETS

Figure 2.4.1.6


2.4.1.9 Power Supplies

Note that if the +12 V or -12 V regulator needs replacing on the 9400-1 board (the ones near the center of the board), both will probably need changing, because the two 12 V supplies MUST be matched within 50 mV of each other.

2.4.2 9400-2 Display Board

2.4.2.1 Introduction

This board carries a number of adjustments for the CRT image, many of which are field adjustable <2.4.2.1>, using the procedures given below and in (3.2).



9400-2 PRESET CONTROLS

Figure 2.4.2.1

2.4.2.2 Image Position Adjustment

The offset controls may, in principle, be adjusted to obtain a centered image, provided that there are no other problems (2.4.7.4). They must not be adjusted to give an input offset at the amplifiers (TP15 and TP21), of more than 10 mV, for parts of the waveform corresponding to a centered spot. This corresponds to the waveform after PGDIS and before SYDIS (1.1.16) (1.2.2), and other flat parts of the waveform between sections of vector drawing.

2.4.2.3 Image Size Adjustment

The size of the image may, if there are no other contributory faults, be adjusted by the X and Y gain controls.

2.4.2.4 EHT Adjustment

The 9400 DSO should be set up to display a fairly complex image, and the two intensity controls on the front panel should be turned up; the EHT generator will then experience a substantial load. The EHT adjustment should be set to give an EHT potential of 11 kV. The 60 V and 600 V lines on the 9400-7 <2.4.7.1> should also be checked.

2.4.2.5 Vector Joining

If the vectors on the screen do not join up to make a correct image, either with gaps between them, or with bright overlaps, then the two presets near the back end of the 9400-2, labeled "vectors" in <2.4.2.1>, can be adjusted until improvement is seen.

2.4.3 9400-3 ADC Boards

2.4.3.1 Introduction

There are numerous preset controls on the 9400-3 ADC boards, which are set during manufacture. Only one of these is field adjustable without the support of special LeCroy test gear. Every effort should be made to avoid disturbing these controls while handling the boards, as they control the accuracy of waveform digitization. Note that ADC boards may be interchanged for the purpose of testing and fault finding, but they should always be replaced in their original position.

2.4.3.2 Trimming the ADC board

A fast pulse should be injected into Channel 1, or Channel 2. Adjust feedback capacitor between pins 8 and 10 of the HSH202, until overshoot on the screen is about 1 minor division, and check that the pulse is flat for at least 40 ns.

2.4.4 9400-4 TDC Board

There is a preset control on this board, near the top front corner <2.4.4.1>. It may need adjusting if the waveforms are distorted on the screen. It is very hard to reach this preset with a tool, but some improvement can be made by removing the Channel 2 ADC board <5.0.2>.

The TDC must be set up using the internal test software of the 9400 DSO (3), making the two peaks equal in width.

The other preset is for the clock. Set it to the middle of the range in which the clock runs at 100 MHz.

2.4.5 Front Panel Board

2.4.5.1 LEDs Matching

All front panel LEDs should be matched for color, in one of three grades (1.5.5). If urgent replacement of an LED is required, and the correct color match is not available, it is permissible to mismatch by one grade only in the case of a single LED, far from the others. For example, if one of a group fails, it can be replaced by one taken from a distant place on the panel, and the distant one can be replaced by the poorly matching one. Although the color shades are fairly close, they look badly wrong when mixed.





Figure 2.4.4.1

2.4.7 9400-7 CRT Services Board

2.4.7.1 Introduction

This board carries much of the phosphor protection circuitry, and also the intensity and focus presets, which may be adjusted if there are no other contributory problems. The top cover of the DSO should be removed (5.0.1) exposing the CRT and the 9400-7 <5.0.3>. The focus and intensity controls are the two potentiometers on the 9400-7 board <2.4.7.1>.



INTENSITY AND FOCUS CONTROLS

Figure 2.4.7.1

2.4.7.2 Intensity Adjustment

The intensity control is on the left. It should be adjusted with caution.

REPEAT

Increase front panel intensity, waveform
Increase front panel intensity, grid

UNTIL spot appears at center of screen

OR

maximum settings are reached

IF there is a spot

THEN

REPEAT

reduce 9400-7 intensity control

UNTIL spot vanishes

ELSE

REPEAT

increase 9400-7 intensity control

UNTIL spot appears

REPEAT

decrease 9400-7 intensity control

UNTIL spot just disappears

UNTIL front panel intensity controls are
at maximum

AND

there is no spot

If the intensity cannot be suitably controlled, then the 9400-2 (1.2.4) (1.2.9) or 9400-7 (1.7) or 9400-1 (1.1.21.3) or the 9400-5 (1.5.2) must be checked.


This is the maximum allowed setting of the 9400-7 intensity control. It can be reduced if desired. Note that the yellow phosphor of the CRT in the 9400 DSO is much more susceptible to damage by high beam currents than the usual blue/green phosphors.

2.4.7.3 Focus Adjustment

The focus control is the right hand one on the 7400-7 <2.4.7.1>. It should be adjusted to give the sharpest possible trace, taking into account all parts of the screen. If an expanded trace is selected, the selection box should be clearly separable from the menu separators. If an adequate focus cannot be obtained, then the 9400-7 (1.7) or its power supplies on the 9400-2 (1.2.9) must be checked.

2.4.7.4 Centralizing Adjustment

If the X and Y amplifiers are correctly adjusted (2.4.2.2), and the image is poorly centered on the screen, it may be desirable to adjust the two magnetic rings <2.4.7.4> on the yoke. This should not be done unless all other sources of image offset have been eliminated, and the amplifier offsets on the 9400-2 (2.4.2.2) have been found to be correct.



CENTRALIZING RINGS

Figure 2.4.7.4

2.4.9 Changing the Input Line Voltage


This will only be necessary when a 9400 DS0 has been transported, involving a change of local voltage.

Note that there are two operations, which must BOTH be done.

Ease out the little cover over the voltage adjuster <1.9.2> and take out the rotor. Rotate until the new voltage faces forward. Replace the rotor and the cover.

Remove the top cover (5.0.1) and move the large brown 12 pin plug on the 9400-9A <5.0.3> <2.4.9.1> to the 115 V or the 230 V position as appropriate.

Check both settings carefully before powering up the DS0.



SETTING THE 115 V/220 V CONNECTION

Figure 2.4.9.1

CHAPTER 3

TEST SOFTWARE FOR THE 9400 DSO

Table of Contents

3.1.0	Introduction
3.1	Internal Test Software of the 9400 DSO
3.2	Test Software Used with the 4928 Tester

3.1.0 Introduction

This chapter describes tests of the 9400 DSO which require the use of LeCroy software. The 9400 software includes a small number of test routines which can be controlled from the front panel - these are described in (3.1). The other software system described here is a suite of routines operating under CP/M on the LeCroy 3500. For these a 4928 tester board is required also. In (3.2) a brief outline of the system is given, together with a copy of each menu. Because the system is easy to use, only a few of the operations are described in detail in this section.

Note: some of the following sections apply only to versions V2.0 and higher, they are marked as "For V2.0 or higher". If your Model 9400 has an earlier software version (check on the upper right hand corner of the "Memory STATUS" display page), follow the instructions in the corresponding chapters of Appendix A at the end of this document.

3.1.1 Overview

These are instructions for the final test of the 9400. Many of the tests can be done without any external equipment, by simply using internal test routines.

3.1.2 Turn-On (All Versions)

Check that the correct line voltage is set on the rear panel power connector. Those 9400s which have the first version of power supply (can be recognized by the presence of 4 green LEDs on the right upper side of the rear panel) must be modified both externally on the power connector and internally on the power supply board (by changing the position of the power connector), whereas the second version need only be changed externally on the power connector.

CHECK:

- Display must turn on after about 10 sec
- Display must be stable (if there are traces being displayed, turn them all off)
- Range of intensity and grid intensity is reasonable

Wait for about 10 minutes for the scope to reach a stable temperature.

3.1.3 Test for Low Frequency Noise on the Input (All Versions)

Low frequency noise may be observed if any of the power supplies oscillate.

- Turn on traces: Channel 1 and 2, all others off
- Grid = normal
- Input couplings on Channel 1 and 2: 1 Mohm, DC
- Input fixed gains: 5 mV/div, variable gain = 1
- Trigger:

Slope pos. or neg.

Source = LINE

Coupling = DC

Mode = NORM

Delay = zero

- Time/div = 10 msec/div

CHECK:

- Displayed waveforms should be a constant band of less than 1/5 vertical division
- There is no discernable periodic structure
- Time/div = 5 msec/div, 2 msec/div, 1 msec/div, .5 msec/div

CHECK:

- The same as above

SOLUTION TO PROBLEMS

If there is a low frequency structure in the order of 1 kHz

CHECK:

- Is the lower RF-shield of the frontend correctly installed?
In some of the older versions, the screw head which holds the right-hand front foot of the lower DSO cover may push the RF-shield towards the 9400-01 main board, creating shorts. Verify that the absence of the lower DSO cover has no effect on the noise problem.
- Verify if any of the 4 supply voltages have oscillations of more than 50 mV (peak-peak) amplitude, in the frequency range of 50 Hz to 200 KHz (look with timebase 10 ms/div to 10 μ s/div). If yes, the power supply must be repaired. Note that power supply oscillations may occur particularly at high temperatures (use a heat gun to verify after a repair).

3.1.4 Preparation for Internal Test Distributions (For V2.0 and Higher)

The 9400 is capable of executing a number of autonomous diagnostics. Their results are always stored in the reference memory C, and are normally accessed through the (expanded) display controls. Whenever the test menu is entered (see Section 5) the entire memory C buffer is cleared, and the 9400 is set up to display the expansion of memory C under trace "EXPAND A". Upon execution of each individual test, the 9400 automatically expands the display and centers it on the newly acquired histogram. Thus, many fewer manipulations are needed than for versions before V2.0. You may nevertheless use the manual controls of "EXPAND A" to further modify the display, if so desired.

3.1.5 Entering the Internal Test Menu (All Versions)

- Make sure that the 9400 is in the "root" menu, i.e., only "Main Menu" appears next to the topmost softkey. Otherwise, push the "Return" softkey until this is the case.
- While keeping the lowest softkey (the one above SCREEN DUMP) depressed, push the top softkey "Main Menu". The "Test Modes" menu should appear.
- Make sure that the scope triggers, by setting:

Trigger source = LINE
Trigger mode = NORM

This is to ensure that during the following test procedures the frontend is recalibrated whenever the input conditions are modified.

Test
Modes

More
tests

TDC-Cal
int. trig.

Calibration
Constants

Chan 1+2
Gain Curves

Gain vs.
Time, 1+2

<Offset> vs.
Dac-gain

Integral
N-Linearity

Return

TDC-Cal
int. trig.

Calibration
Constants

Chan 1+2
Gain Curves

Gain vs.
Time, 1+2

<Offset> vs.
Dac-gain

Integral
N-Linearity

Return

X-Mem C
50 μ s 50 mV

T/div .2 ms

Trig --

Ch 1 .5 $V_{10}^x =$
Ch 2 .2 $V_{10}^x =$

-LINE =

T/div .2 ms

Trig --

Ch 1 .5 $V_{10}^x =$
Ch 2 .2 $V_{10}^x =$

-LINE =

INITIAL AND EXPANDED TDC TEST WAVEFORM

Figure 3.1.6.1

3.1.6 Internal TDC Calibration (For V2.0 and Higher)

The 9400 calibrates the 10 ps time interpolator on the 100 MHz timebase every time the timebase is modified. If this calibration fails (i.e., one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 ns.

- Push the second softkey "TDC-Cal, int. trig."
- Within less than a second, the display should show a new distribution <3.1.6.1> top

CHECK:

- The distribution must contain 2 peaks, each at least 2 vertical divisions high
- Center the display on the left-hand peak and expand to 5 μ s/div

CHECK:

- The width of the distribution should be more than 1 horizontal division

Repeat for the right-hand peak.

SOLUTION TO PROBLEMS

If either peak is missing or too narrow, make an adjustment to the timing capacitor on the 9400-04 timebase card:

- Remove the top cover
- The capacitor may be found about 2 inches below the rear edge of the 9400-08 timing bus card <2.4.4.1>
- Turn the capacitor by 1/8 turn either way and check its effect by redoing the measurement, i.e., by pushing "TDC-Cal, int. trig."

3.1.7 Gain Curves (For V2.0 and Higher)

This test distribution allows to check if the dynamic range of the programmable input amplifiers is sufficient. If it is not, the DSO cannot calibrate itself correctly, giving rise to jumps of the ground line when turning the bandwidth limit on and off.

- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Chan 1+2 Gain Curves"
- Within 5 seconds, the gain curves should appear

CHECK: the 2 gain curves <3.1.7.1>

- Must be at least 1/4 division above the gain = 1 line on the left flat-top
- Must decrease to at least 1/4 division below the gain = .4 line
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
- Push softkey "Chan 1+2 Gain Curves"

CHECK: the 2 gain curves, as explained above

SOLUTION TO PROBLEMS

If any of the above CHECKS are not satisfied, the HVV200 frontend hybrid of the corresponding channel must be exchanged.

Test
Modes

More
tests

TDC-Cal
int. trig.

Calibration
Constants


Chan 1+2
Gain Curves

Gain vs.
Time, 1+2

<Offset> vs.
Dac-gain

Integral
N-Linearity

Return



X-Mem C
20 μ s 50 mV

1107 2123 1103 2117

T/div .2 ms Ch 1 .5 V₁₀^x=
Trig -- Ch 2 .2 V₁₀^x=
-LINE =

GAIN CURVES

Figure 3.1.7.1

3.1.8 Gain vs Time (For V2.0 and Higher)

This test distribution allows to check if the DSO is capable of reliably measuring the gain of the frontend amplifiers. It may not be capable of doing so, if there is noise present which might influence the gain measurement. In this case, the calibration of the frontend may not work.

Note: in this version (V2.0 and higher), the test distribution is made with the calibrated gain set to 1.00 (as opposed to earlier versions, where the calibration occurs at the maximum gain value, which usually is around 1.2 to 1.3). The vertical scale is changed to 1 percent per division (as opposed to 4 percent in earlier versions) for easier observation. The absolute position of the measured gain is a measure of the precision of the gain calibration.

- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Gain vs Time, 1+2"
- Within 15 seconds, the new distributions should appear


CHECK: the 2 curves <3.1.8.1>

- Must be horizontal
 - Must have a (vertical) width of less than 1 division
 - The band must be contained within 1 vertical division of the center line
-
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
 - Push softkey "Gain vs Time, 1+2"

CHECK: the 2 curves, as explained above

SOLUTION TO PROBLEMS

If the width of the band is too large, check for low frequency noise, as in Section 3.



GAIN VS TIME CURVES

Figure 3.1.8.1

3.1.9 <Offset> vs Gain-DAC (For V2.0 and Higher)

This test distribution permits to check if the offset of the second frontend amplifier has been correctly adjusted.

- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "<Offset> vs Dac-gain"
- Within 20 seconds, the new curves should appear

CHECK: the 2 offset curves <3.1.9.1>

- Should be rather horizontal, i.e., the difference between the left edge and the right edge should be less than 1 vertical division
 - The vertical position of the curve should lie in the two central major divisions
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
- Push softkey "<Offset> vs Dac-gain"

CHECK: the 2 offset curves, as explained above

NOTE: Since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e., by equal amounts above and below the center.

SOLUTION TO PROBLEMS

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.

Test
Modes

More
tests

TDC-Cal
int. trig.

Calibration
Constants


Chan 1+2
Gain Curves

Gain vs.
Time, 1+2

<Offset> vs.
Dac-gain

Integral
N-Linearity

Return



X-Mem C
20 μ s 50 mV

1107 2123 1103 2117

Ch 1 .5 $V_{10}^X =$
T/div .2 ms Ch 2 .2 $V_{10}^X =$
Trig -- -LINE =

OFFSET VS GAIN DAC

Figure 3.1.9.1

3.1.10 Integral Non-Linearity (For V2.0 and Higher)

This test distribution allows to check the DC integral non-linearity and the offset calibration of the frontend amplifiers.

- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Integral N-Linearity"
- Within about 10 seconds, the new curves should appear


CHECK: the two non-linearity curves <3.1.10.1> (The example shows a bad Channel 1.)

- The central one of the 5 curves, on each channel, must be within 1 vertical division of the center
 - The 2 leftmost and the 2 rightmost of the 5 curves, on each channel, must be within 2 vertical divisions of the center
-
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
 - Push softkey "Integral N-Linearity"

CHECK: the 2 non-linearity curves, as explained above

SOLUTION TO PROBLEMS

If any of the curves is outside the limits, the HVV200 of the corresponding channel has an integral non-linearity of more than 1% and should be exchanged. However, a bad offset calibration may give rise to deviations outside this tolerance. This would show up as a systematic vertical offset of the outermost curves (of the 5 sub-curves) with respect to the other curves.



INTEGRAL NON-LINEARITY CURVES

3.1.11 Bandwidth Test at 50 Ohms Input Impedance (All Versions)

The purpose of this test is ensure that entire 9400 system has a bandwidth of at least 125 MHz at 50 ohm input impedance.

- Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR
 - Frequency about .5 MHz
 - Amplitude Multiplier X 1
 - Output Amplitude 5.0
- Connect output of SG 503 to Channel 1 input of 9400
- Turn off all traces, except Channel 1
- Set Trigger:

Slope	pos. or neg.
Source	CHAN 1
Coupl	DC
Mode	NORM
Delay	ZERO
Level	.00 div
- Set input Channel 1:

Coupl	50 ohms
Gain	1 V/div
Var.	Gain 1
Offset	about 0
- Set Timebase:

Time/div	.5 μ s/div
Interleaved	ON
- Bandwidth Limit OFF
- Adjust SG 503 Output Amplitude and Channel 1 offset such as to get a 5 division peak-peak sine wave
- Increase the HG 503 frequency, while decreasing the Time/div until the sine wave peak-peak amplitude is $.7 * 5 \text{ divisions} = 3.5$ divisions

CHECK: the frequency of the SG 503 must be > 130 MHz

- Repeat for Channel 1 and Channel 2:
- Input VOLTS/DIV = .5 V, .2 V, .1 V, 50 mV, 20 mV, 10 mV, 5 mV
- Set Time/div to .5 μ s/div and interleaved ON
- Bandwidth Limit OFF
- Adjust SG 503 Output Amplitude (may have to set Amplitude Multiplier to X .1 or X .01 in certain cases) and Channel 1 (or 2) offset such as to get a 6 division peak-peak sine wave
- Increase the SG 503 frequency, while decreasing the Time/div until the sine wave peak-peak amplitude is $.7 * 6$ divisions = 4.2 divisions (± 2.1 divisions).

CHECK: the frequency of the SG 503 must be > 130 MHz, except at 5 mV/div where it must be > 120 MHz.

3.1.12 Bandwidth Test at 1 MOhm Input Impedance (All Versions)

The purpose of this test is ensure that entire 9400 system has a bandwidth of at least 100 MHz at 1 Mohm input impedance.

- Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR

- Frequency about .5 MHz
- Amplitude Multiplier X 1
- Output Amplitude 5.0

- Connect output of SG 503 to Channel 1 input of 9400 through a 50 ohm feedthrough terminator

- Turn off all traces, except Channel 1

- Set Trigger:

Slope	pos. or neg.
Source	CHAN 1
Coupl	DC
Mode	NORM
Delay	ZERO
Level	.00 div

- Set input Channel 1:

Coupl	1 Mohm, DC
Gain	1 V/div
Var.	Gain 1
Offset	about 0

- Set Timebase:

Time/div	.5 μ s/div
Interleaved	ON

- Bandwidth Limit OFF

- Adjust SG 503 Output Amplitude and Channel 1 offset such as to get a 5 division peak-peak sine wave

- Increase the SG 503 frequency, while decreasing the Time/div until the sine wave peak-peak amplitude is $.7 * 5 \text{ divisions} = 3.5$ divisions

CHECK: the frequency of the SG 503 must be > 105 MHz.

- Repeat for Channel 1 and Channel 2:
- Input VOLTS/DIV = .5 V, .2 V, .1 V, 50 mV, 20 mV, 10 mV, 5 mV
- Set Time/div to .5 μ s/div and interleaved ON
- Bandwidth Limit OFF
- Adjust SG 503 Output Amplitude (may have to set Amplitude Multiplier to X .1 or X .01 in certain cases) and Channel 1 (or 2) offset such as to get a 6 division peak-peak sine wave
- Increase the SG 503 frequency, while decreasing the Time/div until the sine wave peak-peak amplitude is $.7 * 6$ divisions = 4.2 divisions (± 2.1 divisions)

CHECK: the frequency of the SG 503 must be > 105 MHz, except at 5 mV/div where it must be > 95 MHz.

3.1.13 Trigger Level Test for DC and HF REJ (All Versions)

- Set up any sine wave generator, capable of generating sine waves to 100 Hz, e.g., Intron IFG-422
 - Frequency approximately 100 Hz
- Connect output of generator to EXTERNAL input of 9400 and to Channel 1 input, using a coaxial T-connector. (No 50 ohm feedthrough terminator. The cable length from EXTERNAL to CHAN 1 must be short, at most 2 ns.)
- Full Grid
- Turn off all traces, except Channel 1
- Set Timebase:

Time/div	1 ms/div
----------	----------
- Set Input Channel 1:

Coupling	1 Mohm, DC
Gain	.5 V/div
Var. Gain	1
Offset	0
- Set Trigger:

Source	CHAN 1
Mode	NORM
Delay	50% Pretrigger (center of screen)
Level	.00 div
- Adjust sinewave generator output amplitude such as to get a 8 division peak-peak sine wave, i.e., corresponding to a 2 V amplitude. It is important that the offset of the input is set to zero (use Panel STATUS to verify). Use the offset adjustment of the sine wave generator to center the signal with respect to the screen. Later, the test on the external trigger level requires that the signal have an absolute range of $\pm 2V$.

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position zero (vertical center) within ± 2 divisions

- Repeat for the following conditions:
 - Trigger Slope POS and NEG (verify slope at check point)
 - Trigger Coupling DC, HF REJ
- Set Trigger Level +3.00 div

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position +3 div (i.e., the second line from the top) within ± 2 divisions

- Repeat for the following conditions:
 - Trigger Slope POS and NEG (verify slope at check point)
 - Trigger Coupling DC, HF REJ
- Set Trigger Level -3.00 div

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position -3 div (i.e., the second line from the bottom) within ± 2 divisions

- Repeat for the following conditions:
 - Trigger Slope POS and NEG (verify slope at check point)
 - Trigger Coupling DC, HF REJ

- Disconnect input from Channel 1 and connect it to input of Channel 2
- Turn off all traces, except Channel 2
- Set Input Channel 2:

Coupl	1 Mohm, DC
Gain	.5 V/div
Var. Gain	1
Offset	0

- Set Trigger Source to CHAN 2
- Repeat above CHECK procedure for Channel 2
- Leave input connected to Channel 2, leave trace of Channel 2 on
- Set Trigger Source to EXT
- Repeat above CHECK procedure for EXTERNAL trigger, but observing the effect on Channel 2. Instead of setting a trigger level of ± 3 div, now set the level to ± 1.5 V.

3.1.14 Trigger Level Test for AC and LF REJ (All Versions)

- Set up any sine wave generator, capable of generating sine waves to 2 MHz, e.g., Intron IFG-422 or Tektronix SG 503 LEVELED SINE WAVE GENERATOR

- Frequency about 2 MHz

- Connect output of generator to EXTERNAL input of 9400 and to Channel 1 input, using a coaxial T-connector. The cable length from EXTERNAL to CHAN 1 must be short, at most 2 ns. If a Tektronix SG 503 is used, terminate at the Channel 1 input with a 50 ohm feedthrough terminator.

- Turn off all traces, except Channel 1

- Set Timebase:

Time/div	.2 μ s/div
Interleaved	OFF

- Set Input Channel 1:

Coupling	1 Mohm, DC
Gain	.5 V/div
Var. Gain	1
Offset	0

- Set Trigger:

Source	CHAN 1
Mode	NORM
Delay	50 % Pretrigger (center of screen)
Level	.00 V

- Adjust sinewave generator Output Amplitude such as to get about an 8 division peak-peak sine wave, i.e., corresponding to a 2 V amplitude. It is important that the offset of the input is set to zero (use Panel STATUS to verify). Use the offset adjustment of the sinewave generator to center the signal with respect to the screen. Later, the test on the external trigger level requires that the signal have an absolute range of ± 2 V.

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position zero (vertical center) within $\pm .2$ divisions

- Repeat for the following conditions:

- Trigger Slope POS and NEG (verify slope at check point)
 - Trigger Coupling AC, LF REJ

- Set Trigger Level + 3.00 div

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position + 3 div (i.e., the second line from the top) within ± 2 divisions

- Repeat for the following conditions:

- Trigger Slope POS and NEG (verify slope at check point)
- Trigger Coupling AC, LF REJ

- Set Trigger Level - 3.00 div

CHECK: the sinewave must pass through the horizontal center (50% pretrigger line) of the screen at the vertical position - 3 div (i.e., the second line from the bottom) within ± 2 divisions

- Repeat for the following conditions:

- Trigger Slope POS and NEG (verify slope at check point)
- Trigger Coupling AC, LF REJ

- Disconnect input from Channel 1 and connect it to input of Channel 2

- Turn off all traces, except Channel 2

- Set Input Channel 2:

Coupl	1 Mohm DC
Gain	.5 V/div
Var. Gain	1
Offset	0

- Set Trigger Source to CHAN 2

- Repeat above CHECK procedure for Channel 2

- Leave input connected to Channel 2, leave trace of, Channel 2 on

- Set Trigger Source to EXT

- Repeat above CHECK procedure for EXTERNAL trigger, but observing the effect on Channel 2. Instead of setting a trigger level of $\pm$ div, now set the level to ± 1.5 V.

3.1.15 Bandwidth Test of the Trigger (All Versions)

This test checks the bandwidth of the trigger circuits.

- Set up a Tektronix SG 503 LEVELED SINE WAVE GENERATOR
 - Frequency 200 MHz
 - Amplitude Multiplier X 1
 - Output Amplitude 5.5 (i.e., max.)
- Connect output of SG 503 to EXTERNAL input of 9400 and to Channel 1 input, using a coaxial T-connector. Terminate at the Channel 1 input with a 50 ohm feedthrough terminator. The cable length from EXTERNAL to CHAN1 must be short, at most 2 ns.
- Turn off all traces, except Channel 1
- Set Timebase:

Time/div	5 ns/div
Interleaved	ON
- Set Input Channel 1:

Coupling	1 Mohm DC
Gain	.5 V/div
Var. Gain	1
Offset	0
- Set Trigger:

Source	EXT
Mode	NORM
Delay	50 % Pretrigger (center of screen)
Level	.00 V

CHECK: the 9400 must keep triggering in a stable way (i.e., a strongly attenuated 200 MHz sinewave must be visible on the display) while the trigger level is within the limits $\pm .20$ V.

APPENDIX A: Special Test Instructions for Versions Before V2.0

3.1.15.1 Preparation for Internal Test Distributions (Versions before V2.0)

The 9400 is capable of executing a number of autonomous diagnostics. Their results are always stored in the reference memory C, and are normally accessed through the (expanded) display controls. This section explains the somewhat less than evident way of preparing the memory C for this task. Since many different distributions may coexist next to each other, they will be rather hard to distinguish on the (compacted) display. The best way to identify the latest diagnostic histogram is to prepare memory C as explained below, which should result in a horizontal line being displayed. Anytime a new distribution is generated, the display will be modified in a small region. You can zoom in on this distribution by first horizontally centering the displayed structure (using the horizontal POSITION button under DISPLAY CONTROL) and then expanding (using the TIME MAGNIFIER).

- Disconnect any front panel inputs
- Turn off all traces
- Turn on trace Channel 1
- Grid = normal
- Return to the "root" menu by pushing the "Return" softkey until only "Main Menu" appears next to the first softkey
- Time/div = .5 msec/div
- Trigger:
 - Slope pos. or neg.
 - Source = LINE
 - Coupling = DC
 - Mode = NORM
- Vertical Input of Channel 1:
 - Fixed gain > 50 mV/div
 - Variable gain = 1
 - Any coupling
 - Adjust offset to get horizontal line about in the center of the screen
- Set Trigger mode = SINGLE
- Push STORE. "Store Trace" menu appears on left hand side of screen
- Push "Chan 1 -> Memory C". A copy of the horizontal line is now stored in memory C
- Set Trigger mode = NORM
- Turn off all traces; turn on EXPAND A.
- Push REDEFINE (under DISPLAY CONTROL). The "Redefine Source" menu appears on the left hand side of the screen.
- Choose "Memory C"
- Push the RESET button (under DISPLAY CONTROL)
- Turn TIME MAGNIFIER counter clockwise until the time-base of EXPAND A is .5 ms/div.

Memory C is now prepared for the generation and the display of the test distributions.

3.1.15.2 Entering the Internal Test Menu (All Versions)

- Make sure that the 9400 is in the "root" menu, i.e., only "Main Menu" appears next to the topmost softkey. Otherwise, push the "Return" softkey until this is the case.
- While keeping the lowest softkey (the one above SCREEN DUMP) depressed, push the top softkey "Main Menu". The "Test Modes" menu should appear.
- Make sure that the scope triggers, by setting

Trigger source = LINE
Trigger mode = NORM

This is to ensure that during the following test procedures the frontend is recalibrated whenever the input conditions are modified.

3.1.15.3 Internal TDC Calibration (Versions Before V2.0)

The 9400 calibrates the 10 ps time interpolator on the 100 MHz timebase every time the timebase is modified. If this calibration fails (i.e., one of the peaks described below is missing), this may give rise to "jumps" in the display of INTERLEAVED waveforms at intervals of 10 ns.

- Push the second softkey "TDC-Cal, int. trig."
- Within less than a second, the display should show a distribution in horizontal divisions 2 and 3
- Center it on the screen with horizontal POSITION under DISPLAY CONTROL
- Expand to .1 msec/div with TIME MAGNIFIER

CHECK: the distribution must contain 2 peaks, each at least 2 vertical divisions high <3.1.6.1>

- Center the display on the left-hand peak and expand to 5 μ s/div

CHECK: the width of the distribution should be more than 1 horizontal division

- Repeat for the right-hand peak

SOLUTION TO PROBLEMS

If either peak is missing or too narrow, make an adjustment to the timing capacitor on the 9400-04 timebase card:

- Remove the top cover
- The capacitor may be found about 2 inches below the rear edge of the 9400-08 timing bus card
- Turn the capacitor by 1/8 turn either way and check its effect by redoing the measurement, i.e., by pushing "TDC-Cal, int. trig."

3.1.15.4 Gain Curves (Versions Before V2.0)

This test distribution allows to check if the dynamic range of the programmable input amplifiers is sufficient. If it is not, the DSO cannot calibrate itself correctly, giving rise to jumps of the ground line when turning the bandwidth limit on and off.

- Keep EXPAND A (= X-Mem C) on, all others off
- Turn TIME MAGNIFIER counter clockwise until timebase is .5 ms/div and push RESET to center the display
- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Chan 1+2 Gain Curves"
- Within 5 seconds, the gain curves should appear between the horizontal divisions 4 and 5
- Center this new distribution with horizontal POSITION under DISPLAY CONTROL and expand with TIME MAGNIFIER to 20 μ s/div

CHECK: the 2 gain curves <3.1.7.1>

- Must be at least 1/4 division above the gain = 1 line on the left flat-top
- Must decrease to at least 1/4 division below the gain = .4 line
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
- Push softkey "Chan 1+2 Gain Curves"

CHECK: the 2 gain curves, as explained above

SOLUTION TO PROBLEMS

If any of the above CHECKS are not satisfied, the HVV200 frontend hybrid of the corresponding channel must be exchanged.

3.1.15.5 Gain vs Time (Versions Before V2.0)

This test distribution allows to check if the DSO is capable of reliably measuring the gain of the frontend amplifiers. It may not be capable of doing so, if there is noise present which might influence the gain measurement. In this case, the calibration of the frontend may not work.

- Keep EXPAND A (= X-Mem C) on, all others off
- Turn TIME MAGNIFIER counter clockwise until timebase is .5 ms/div and push RESET to center the display
- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Gain vs Time, 1+2"
- Within 15 seconds, the new distributions should appear between the horizontal divisions 5 and 6
- Center these distributions with horizontal POSITION under DISPLAY CONTROL and expand with TIME MAGNIFIER to .1 ms/div

CHECK: the 2 curves <3.1.8.1>

- Must be horizontal
 - Must have a (vertical) width of less than 1/4 division
 - The lower edge of the band must be more than 1/2 division above the lower edge of the grid
-
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
-
- Push softkey "Gain vs Time, 1+2"

CHECK: the 2 curves, as explained above

SOLUTION TO PROBLEMS

If the lower edge of any band, as described above, is within 1/2 division of the lower edge of the grid, the gain range of the frontend hybrid is not sufficient. This problem should already have been found under Test 7, Gain Curves. Consult Section 7 for solution. If the width of the band is too large, check for low frequency noise, as in Section 3.

3.1.15.6 <Offset> vs Gain-DAC (Versions Before V2.0)

This test distribution permits to check if the offset of the second frontend amplifier has been correctly adjusted.

- Keep EXPAND A (= X-Mem C) on, all others off
- Turn TIME MAGNIFIER counter clockwise until timebase is .5 ms/div and push RESET to center the display
- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "<Offset> vs Dac->gain"
- Within 20 seconds, the new curves should appear in horizontal division 7
- Center them with horizontal POSITION under DISPLAY CONTROL and expand with TIME MAGNIFIER to 20 μ s/div

CHECK: the 2 offset curves <3.1.9.1>

- Should be rather horizontal, i.e., the difference between the left edge and the right edge should be less than 1 vertical division
 - The vertical position of the curve should be between the 3rd line from the top and the 3rd line from the bottom
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
- Push softkey "<Offset> vs Dac->gain"

CHECK: the 2 offset curves, as explained above

NOTE: since the adjustment of the output offset of the HVV200 is common to bandwidth limit ON and OFF, check that the deviations from a horizontal curve are as symmetrical as possible, i.e., by equal amounts above and below the center.

SOLUTION TO PROBLEMS

If an offset curve is not horizontal enough, the offset of the second amplifier (within the HVV200) must be readjusted. This requires a repetition of the calibration of the output offset of the corresponding HVV200.

3.1.15.7 Integral Non-Linearity (Versions Before V2.0)

This test distribution allows to check the DC integral non-linearity and the offset calibration of the frontend amplifiers.

- Keep EXPAND A (= X-Mem C) on, all others off
- Turn TIME MAGNIFIER counter clockwise until timebase is .5 ms/div and push RESET to center the display

NOTE: in software versions V1.7 and earlier, the input coupling of Channel 1 MUST be 50 ohms or GROUND.

- Set bandwidth OFF and set VOLTS/DIV of Channels 1+2 to 5 mV/div
- Push softkey "Integral N-Linearity"
- Within about 10 seconds, the new curves should appear in horizontal division 8
- Center them with horizontal POSITION under DISPLAY CONTROL and expand with TIME MAGNIFIER to 50 μ s/div

NOTE: in software versions V1.7 or before, the 2 curves are too separated in order to get them all onto the display. Therefore, use horizontal POSITION to sequentially inspect the curves of Channel 1 and 2.

CHECK: the two non-linearity curves <3.1.10.1>

- The central one of the 5 curves, on each channel, must be within 1 vertical division of the center
- The 2 leftmost and the 2 rightmost of the 5 curves, on each channel, must be within 2 vertical divisions of the center
- Repeat the following operations for bandwidth OFF, ON and VOLTS/DIV of Channels 1+2 = 5 mV, 10 mV, 20 mV and 50 mV/div
- Push softkey "Integral N-Linearity"

CHECK: the 2 non-linearity curves, as explained above

SOLUTION TO PROBLEMS

If any of the curves is outside the limits, the HVV200 of the corresponding channel shows an integral non-linearity of more than 1% and should be exchanged. However, a bad offset calibration may give rise to deviations outside the tolerance. This would show up as a systematic vertical offset of the outermost curves (of the 5 sub-curves) with respect to the other curves. Methods are currently investigated to solve this problem.

3.2 Software for Use with the 4928 Tester

3.2.1 Introduction

The 4928 tester is a board with a connector at the top and bottom, in the standard DSO slot position, which enables it to be placed in communication with a 9400 DSO. It is used with software in the LeCroy 3500 to emulate the 68000 processor in a way which enables the 3500 to control each function of the DSO in turn, with the 68000 disabled. In addition the 4928 has logic to process data at high-speed, to make the performance of the tests possible in a reasonable time (about 15 minutes for a complete set). This section of Chapter 3 includes a listing of all the menus available with this software.

3.2.2 Operation of the 4928 Tester

Note that the 4928 is normally placed above the 9401-2, but to use the 4928 with older 9400 DSOs containing the 9400-6 GPIB board, the 9400-6 is removed, the 4928 is put in the DMA slot, and the 9400-6 is placed on top of the 4928.

The 4928 can be put in any slot of the 3500, as the software will find it.

The software is "DSO" under CPM, i.e., it is called by -

A>DSO

The software is menu driven and interrupt driven, making it very easy to use. Help functions are available at all times.

A consistent pattern of control codes is used. The tests in any section are labeled A1,A2,A3.... where A is a letter.

Press An	for test n of group A
Press AH	for help for group A
Press A-	for complete set of tests A - except
C-	gives C0 and C1 only,
	because C2 is a short test

Press Z	for repeat of a test
---------	----------------------

Press J-	for loop on J1, non-interactive tests
----------	---------------------------------------

The tests will not be described in great detail, because the screen listings are fairly clear, and the program is quite easy to use.

3.2.C Front Panel Test

This test enables all the front panel controls to be tested individually in any order. The program presents an image on the display of the LeCroy 3500 which represents the display of the 9400 DSO <3.2.C.1>.

The 3500 display uses symbols which allow simple, quick tests of the controls.


Push button switches: push each switch once. If it works, the symbol will change to an open rectangle. At the end of the sequence the bad ones can be tried again. If they still fail, a repair is needed.

Rotary switches: this test is the same as the push button test.

Potentiometers: this test is slightly different. In order to test each potentiometer it is necessary to turn it all the way in each direction. The two vertical bars, P1 and P2, acquire little ticks which show where the ADC has measured the positions of the potentiometers. Two bars are needed for those controls which have no end stop, because these employ pairs of potentiometers joined in opposing orientation. When ticks have been made from one end to the other, the symbols will go clear.

LEDs test - C0: this test cycles through the LEDs at a speed determined by the operator.

Completion: when all the controls have been tested and found to be working, the program will flash all the LEDs in sequence.



DISPLAY ON 3500 FOR TEST C OF 9400 CONTROLS

Figure 3.2.C.1

3.2.P Tests of the CRT Image

These tests use section P of the "DS0" software.

3.3.P.1 Size, Position and Brightness

These basic attributes are tested with <3.3.1>, which is generated by test P1 of the "DS0" program (3.2). The four short lines should just touch the edge of the bezel. Any fault can be corrected by reference to (2.4.2.3) for size, (2.4.2.2) and (2.4.7.4) for position, and (2.4.7.2) for brightness.

The line "C" should be subjectively about half as bright as "A" below it. The region "B" should show a gradation from dark-to-light, left-to-right.




Figure 3.3.1

3.3.P.2 Tests of Vector Joining

These basic attributes are tested with <3.3.2>, which is generated by test P2 of the "DSO" program (3.2). The characters should be neatly drawn, and all the little vectors which add to make the lenticular shapes should neither overlap nor show gaps. Adjustment is possible (2.4.2.5).




Figure 3.3.2

3.3.P.3 Tests of Amplifiers

See <3.3.3> for the images, which are generated by test P4 of the "DS0" program. The diagonals should be made of double bars no more than 5 mm apart. The triangles should be uniformly bright. If they are not, check the amplifier quiescent currents (2.4.2.6).




Figure 3.3.3.

3.3.P.4 Tests of X and Y DACs

See <3.3.4> for the images, which are generated by test P3 of the "DS0" software. The "ticks" correspond to the places where errors are most likely, i.e., at large bit changes. Any dark bands on the wide bright stripes should be narrower than the tick. If not, the DAC may be at fault (1.2.3).




Figure 3.3.4

==== Updated version 11 march 1986 BM LeCroy SA Geneva Switzerland ====

+++++ 9400 DSO MAIN TEST PROGRAM (overlaved program) +++++

----- CRATE 0 --- SLOT 1 -----

hit 'H' for HELP option

n = 4

An = ADC test	B = BOOT CPU / RUN
Cn = FRONT PAN test	Dn = DYN RAM test
En = EPROM test	Fn = FPY DISK test
Gn = GPIB test	H = HELP
In = RT CLOCK test	Jn = ALL POSS TEST
Kn = TIMER test	Ln = MULTIPL test
Mn = MINMAX test	Nn = CALIB DAC test
On = ADD RAM test	Pr = DISPLAY test
Qn = BUS test	Rn = RS-232 test
Sn = STAT RAM test	Tn = TIMEBASE test
Un = CPU test	V = DSO ADDR TABLES
W = MISCELL TABLES	X = SWITCHES STATUS
Y = DEBUGGER	Z = SAME TEST

n = 0 to 9 : specific test

n = - : all test n = H : option help

<lf>= TEST EXIT	<esc>= RESTART PROGR
: = STOP ERR on/off	; = RUN ERR on/off
. = TEST LOOP on/off	_ = CPU RUN on/off
/ = PRINTER on/off	\ = PRINT ERROR on/off
<cr>= CONTINUE	<sp>= DATA SEPARATOR
<ro>= RUBOUT	^C = PROGRAM EXIT

? AH

-----ADC test-----

A- = ADC RESPONSE test

 B

80000000

 00000000 0000 errors

```

?
:
? CH

```

----FRONT PANEL test----

```

C0 = LED test
C1 = POT & SWITCHES full test
C- = FULL TEST
C2 = POT & SWITCHES short test
? DAC0

```

----FRONT PANEL test----

```

C0 = LED test
H => command HELP

```

```
s7 seq -LED RUN-
```

```

1-6 = sample CYCLE select or 7-0 => SPEED select
or <sp> => return to CYCLES SEQUENCE (1-6)
or A1 to D8 => select LED on (with 0 clean)

```

c	CH1	CH2	TR CPL	TR SCE	TR MODE	T SL	MISCEL
1	---	---	---	---	---	---	---
2	AC	AC	AC	CH1	READY		REMOTE
3	GND	GND	LFREJ	CH2	SEONCE	POS	
4	DC	DC	HFREJ	LINE	AUTO	NEG	BDWTHL
5	GND	GND	DC	EXT	NORM		OVERLD
6	DC50	DC50	TRIG'D	EXT/10	SINGLE		INTSPL

Xo	1	2	3	4	5	6	7	8
A	REMOT	BDWHL	OVLDD1	AC1	GND1	DC1	GND1	DC501
B	READY	TR'D	OVLDD2	AC2	GND2	DC2	GND2	DC502
C	SEQU	AUTO	NORM	SINGL	AC	LFREJ	HFREJ	DC
D	ITSPL	+SLP	-SLP	CHAN1	CHAN2	LINE	EXT	E/10

```
s7 seq -LED RUN-
```

```
? DH
```

----DYNAMIC RAM test----

```

D0 = 0000 and ffff test
D1 = ADDRESS test (address to address)
D2 = 55,aa,99 and 66 shifted test (4 pass)
D3 = 0001 and fffe shifted test (32 pass)
D4 = BYTE test (00ff and ff00)
D- = FULL TEST
? EH

```

----EPROM test----

```

E0 = PATTERN test
E1 = CPU BUS ADDR partial test
E2 = EPROM FULL VERIFY
E- = FULL TEST
E3 = EPROM SAVE TO DISK
E4 = E2 if disk file not found

```

? FH

F ##### not implemented function #####

? GH

---GP1B PORT test---

G0 = SWITCHES read test

G1 = SER POLL & ADDR REG W/R test

G2 = INTERR (both sources) test

G3 = not implemented

G4 = not implemented (use IBM-PC-AT)

G- = FULL TEST

? H

 An = ADC test B = BOOT CPU / RUN

 On = FRONT PAN test Dn = DYN RAM test

 En = EPROM test Fn = FPY DISK test

 Gn = GPIB test H = HELP

 In = RT CLOCK test Jn = ALL POSS TEST

 Kn = TIMER test Ln = MULTIPL test

 Mn = MINMAX test Nn = CALIB DAC test

 On = ADD RAM test Pn = DISPLAY test

 Qn = BUS test Rn = RS-232 test

 Sn = STAT RAM test Tn = TIMEBASE test

 Un = CPU test V = DSO ADDR TABLES

 W = MISCELL TABLES X = SWITCHES STATUS

 Y = DEBUGGER Z = SAME TEST

 n = 0 to 9 : specific test

 n = - : all test n = H : option help

<lf>= TEST EXIT <esc>= RESTART PROGR

 : = STOP ERR on/off ; = RUN ERR on/off

 . = TEST LOOP on/off . = CPU RUN on/off

 / = PRINTER on/off \ = PRINT ERROR on/off

<er>= CONTINUE <sp>= DATA SEPARATOR

<ro>= RUBOUT ^C = PROGRAM EXIT

?

? IH

---RTC test---

I0 = RTC SCALERS test

I1 = RTC set

I2 = RTC read

I- = FULL TEST

?

?

?

?

?

?

?

?

?

?

?

?

J1 = ALL NO INTERACT. tests
CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

J2 = ALL 9400-1 INTERACT. tests ONLY
CBS4C2E4NON1N2BE

J3 = ALL FULL 9400 INTERACT. tests
CBS4C1P1P2P3P4R3R4G0E4I1N1N2BE

J4 = J1 & J2 FULL SAMPLE MOTHER CARD test
CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-
CBS4C2E4NON1N2BE

J5 = J1 & J3 FULL DSO tests (CS)
CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-
CBS4C1P1P2P3P4R3R4G0E4I1N1N2BE

J6 = 9401-2 CARD tests
Q-O-I-G-

?

? KH

----TIMER test----

K0 = FULL TEST (80 sec test)

K- = SHORT TEST (6 sec test for 1/16)

?

? LH

----MULTIPLIER test----

L0 = SIGNED DIRECT access test (380)

L1 = SIGNED INDIR write access test (380)

L2 = SIGNED SQUARE test (36)

L3 = UNSIGN DIRECT access test (342)

L4 = UNSIGN INDIR write access test (342)

L5 = UNSIGN SQUARE test (36)

L6 = SIGNED SPEC PATTERN test (direct addr)

L7 = UNSIGN SPEC PATTERN test (direct addr)

L- = FULL TEST

L8 = SIGNED LONG test (65536) take 49 min

L9 = UNSIGN LONG test (65536) take 43 min

?

? MH

----MIN/MAX test----

M0 = BYTES DIRECT addr access (34)

M1 = BYTES INDIR write addr access (4)

M2 = WORD DIRECT addr access (74)

M3 = WORD INDIR write addr access (4)

M4 = RE-READ MIN/MAX (INDIR WORD format)

M- = FULL TEST

?

?

?

? NH

----CALIB DAC test----

N0 = DAC calibration

N1 = PROBE CAL DC calibration

N2 = PROBE CAL AC test

N3 = DAC/ADC test

N4 = S&H crosstalk test

N- = FULL TEST

J1 = J1 LOOP for long test (stop loop with .)

J0 = ALL tests

J1 = ALL NO INTERACT. tests

CBSQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

J2 = ALL 9400-1 INTERACT. tests ONLY

CBS4C2E4NON1N2BE

J3 = ALL FULL 9400 INTERACT. tests

CBS4C1P1P2P3P4R3R4G0E4I1N1N2BE

J4 = J1 & J2 FULL SAMPLE MOTHER CARD test

CBSQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

CBS4C2E4NON1N2BE

J5 = J1 & J3 FULL DSO tests (CS)

CBSQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

CBS4C1P1P2P3P4R3R4G0E4I1N1N2BE

J6 = 9401-2 CARD tests

Q-O-I-G-

?

? KH

----TIMER test----

K0 = FULL TEST (80 sec test)

K- = SHORT TEST (6 sec test for 1/16)

?

? LH

----MULTIPLIER test----

L0 = SIGNED DIRECT access test (380)

L1 = SIGNED INDIR write access test (380)

L2 = SIGNED SQUARE test (36)

L3 = UNSIGN DIRECT access test (342)

L4 = UNSIGN INDIR write access test (342)

L5 = UNSIGN SQUARE test (36)

L6 = SIGNED SPEC PATTERN test (direct addr)

L7 = UNSIGN SPEC PATTERN test (direct addr)

L- = FULL TEST

L8 = SIGNED LONG test (65536) take 49 min

L9 = UNSIGN LONG test (65536) take 43 min

?

? MH

----MIN/MAX test----

M0 = BYTES DIRECT addr access (34)

M1 = BYTES INDIR write addr access (4)

M2 = WORD DIRECT addr access (74)

M3 = WORD INDIR write addr access (4)

M4 = RE-READ MIN/MAX (INDIR WORD format)

M- = FULL TEST

?

?

?

? NH

----CALIB DAC test----

N0 = DAC calibration

N1 = PROBE CAL DC calibration

N2 = PROBE CAL AC test

N3 = DAC/ADC test

```

00 = 0000 and ffff test
01 = ADDRESS test (address to address)
02 = 55,aa,99 and 66 shifted test (4 pass)
03 = 0001 and fffe shifted test (32 pass)
04 = BYTE test (00ff and ff00)
05 = FULL TEST
?
? PH

```

```
P0 = DISPLAY PAGES test
P1 = DISPLAY SCREEN SIZE and INTENSITY calibr
P2 = DISPLAY VECTORS LENGTH calibr
P3 = DISPLAY VECTORS SPEED test
P4 = DISPLAY LINEARITY test
P- = FULL TEST
?
? OH
```

```
Q0 = HALT RESET INTER & STATIC BUS test (6 cycles)
Q1 = SAMPLE CYCLES test (8 in DMA mode with 4928)
Q2 = ADDRESS BUS test (65 in DMA mode)
Q3 = DATA BUS test (38 in DMA mode)
Q- = FULL TEST
?
? RH
```

```
R0 = PORT-1/2 reg test
R1 = PORT-1 LOOP BACK test (internal conn)
R2 = PORT-2 LOOP BACK test (internal conn)
R3 = PORT-1 -> PORT-1/2 test (external conn)
R4 = PORT-2 -> PORT-2/1 test (external conn)
R- = FULL TEST
R5 = RS232 FULL DUPLEX test
?
? SH
```

```
S0 = 0000 and ffff test  
S1 = ADDRESS test (address to address)  
S2 = 55,aa,99 and 66 shifted test (4 pass)  
S3 = 0001 and fffe shifted test (32 pass)  
S4 = NON-VOLATILE test  
S- = FULL TEST  
  
?  
?  
?  
?  
?  
?  
?  
?  
?  
?  
?  
?  
?
```

? TH

----TDC test----

T- = TDC RESPONSE test

?

? UH

----CPU test----

U0 = SAMPLE CPU CYCLES test (7 first)

U1 = BOOT CPU AND RUN test

U2 = AUTO-REBOOT test

U3 = BOOT CPU

U- = FULL TEST

?

? V

W h000000-h07ffff = EPROM

- h080000-h17ffff = reserved

U&L h180000-h18ffff = GPIB,RTC (& FLPY DISK)

W h190000-h19ffff = TIMEBASE

W/L h1a0000-h1affff = FRONT PANEL & INPUT COUPL

U h1b0000-h1bffff = RS-232C 1 & 2

W B h1c0000-h1cffff = MULTIPLIER & MIN/MAX

w L h1d0000-h1dffff = NON VOLATILE RAM

w L h1e0000-h1effff = DISLAY PAGE (& START ACCES RAM)

W h1f0000-h1fffff = TIMER

W B h200000-h27ffff = DYNAMIC RAM

(W) h280000-h2fffff = reserved (h2a8xxx = 4928)

U&L h300000-h37ffff = ADC1 & ADC2

W B h380000-h3fffff = ADD RAM (on cust connect)

W B+h400000+h800000 = dir acc MULT & MIN/MAX

W h200000-h2027fe = 1rst DISPLAY PAGE

W h202800-h204ffe = 2nd DISPLAY PAGE

W h205000-h20500e = S&H INPUT CNTR

int 1 = FRT PAN int 2 = (FLPY DISK)

int 3 = RS-232-1 int 4 = RS-232-2

int 5 = TRIGGER int 6 = GPIB

int 7 = TESTER (4928) 1 -> 7 incr priority

?

? OH

----ADD DYNAMIC RAM test----

00 = 0000 and ffff test

01 = ADDRESS test (address to address)

02 = 55,aa,99 and 66 shifted test (4 pass)

03 = 0001 and fffe shifted test (32 pass)

04 = BYTE test (00ff and ff00)

0- = FULL TEST

?

?

?

?

?

?

?

?

?

? W

A--SAMPLE&HOLD RAM ADDR

h205000 = GAIN CH1 h205002 = GAIN CH2
h205004 = OFFS CH1 h205006 = OFFS CH2
h205008 = TRIG HI LEV h20500a = TRIG LO LEV
h20500c = CAL CH(1&2) h20500e = PROBE CAL ->ADC last

B--FRONT PANEL LEDS AND FRONT END COMMANDS (shift reg)

1: REM BDWH OVLD AC GND DC GND DC501 LCH1
2: [READY TRID]OVLD AC GND DC GND DC501 LCH2
3: [SEQU AUTO NORM SINGL AC LFREJ HFREJ DC] LTRG
4 ISPL [+SLP -SLP][CHAN1 CHAN2 LINE EXT E/10] LTRG
5: [TCH1\ TCH2\ TEXT\ TLIN\ IDC\ THFR\ TAC\ TLF\] CTRG
6: [PRCAC --- BWL1 BWL2][EXT/1 +EDGE -EDGE ---] CTRG
7: [HI\50 AC\DC /1 /10 /120 G*8\ G*4\ G*2\] CCH2
8: [HI\50 AC\DC /1 /10 /120 G*8\ G*4\ G*2\] CCH1

**** hit <cr> to continue ****

C--FRONT PANEL (POT&SW) and FRONT END READ (#=interr)

h1a0000 # P1 h1a0002 # P2 DIFF CURS
h1a0004 # P1 h1a0006 # P2 REF CURS
h1a0008 # P1 h1a000a # P2 TR DELAY
h1a000c # P1 h1a000e # P2 HOR POS
h1a0010 # P1 h1a0012 # P2 VERT POS
h1a0014 # P1 h1a0016 # P2 VERT GAIN
h1a0018 # P TRIG LEV h1a001a # P VAR GAIN 2
h1a001c # P OFFSET 2 h1a001e # P VAR GAIN 1
h1a0020 # P OFFSET 1 h1a0022 # P INTENSITY
h1a0024 # P GRID INT h1a0026 # OVLD 2
h1a0028 # OVLD 1 h1a002a # TRIG LEV
h1a002c # TEMP h1a002e # PRCAL/DAC(last)
h1a0030 = TIME/DIV h1a0032 = TIME MAG
h1a0034 = VOLT/DIV 2 h1a0032 = VOLT/DIV 1
h1a0038 < ZERO SLOPE C1CP- C1CP+ C2CP- C2CP+
 TRSC- TRSC+ TRCP- TRCP+ TRMD- TRMD+ >
h1a003a < spare --- --- --- INSPL RESET
 BDWH 2GRID CUMKR CUTME CUVLT CUTRK >
h1a003c < --- --- SELCT REDEF CHAN2 CHAN1
 F-FCT E-FCT D-MEM C-MEM B-EXP A-EXP >
h1a003e < SCOMP spare STORE SK-9 SK-8 SK-7
 SK-6 SK-5 SK-4 SK-3 SK-2 SK-1 >

?

?

?

?

?

?

?

?

?

?

?

?

----DSO DEBUGGER--

v?

Y?

(,) cpu halt (\) no print error (/) no print all
(:) no stop error (;) no run error (.) no test loop

Y?

Y?

B =BOOT CPU
C =CLEAR (reset)
G haaa =GO CPU
D haaa =DISPLAY (a)->v
S haaa hvv =SET (a) v->v (verify)
R haaa hnn =READ (a)++->v (n time)
W haaa hvv hnn =WRITE v->(a)++ (n time)
P haaa =PUT a->(a)-- (to ha00)
I haaa hvv =INSERT sv->(a)--- (to ha00)
V =VERIFY (after P or I option)
E =EXECUTE CPU SINGLE CYCLE
T =TRACE CPU (list)
A hvv haaa =AT VALUE / addr STOP CPU
L =LINES STATUS
F hn =FORMAT BYTE / WORD / DMA hold
X =FLAG status

haaa =ADDRESS (6dig hex) hvv =DATA (4dig hex)
hnn =NB CYCLE (4dig hex) =0 LOOP <0 SPEC option

Y?

? Y

----DSO DEBUGGER----

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

Y?

114

```
J- = J1 LOOP for long test (stop loop with '')
```

.10 = ALL tests

J1 = ALL NO INTERACT. tests

CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

J2 = ALL 9400-1 INTERACT. tests ONLY

CBS4C2E4NON1N2EE

J3 = ALL FULL 9400 INTERACT. tests

CBS4C1P1P2P3P4R3R4G0E4I1N1N2EE

J4 = J1 & J2 FULL SAMPLE MOTHER CARD test

CBQ-E-K-D-S-O-M-L-P-N-C-R-G-A-T-I-U-

CBS4C2E4NON1N2BE

J5 = J1 & J3 FULL DSO tests (CS)

CBQ-E-K-D-S-Q-M-L-P-N-C-R-G-A-T-I-U-

CBS4C1P1P2P3P4R3R4GOE4I1N1N2BE

J6 = 9401-2 CARD tests

0-0-1-6-

7

?

?

?

2

?

•

1

...

...

2

•

•
2

2

2

2

7

?

?

?

?

?

1

...

—

2

—

•

CHAPTER 4

CABLES AND CONNECTORS IN THE 9400

Table of Contents

4.1	Introduction
4.2	Warning
4.3	List of Cables

4.1 This section is a compilation of data for the cables and connectors used in the 9400 DSO. For information on the part numbers and further information use Chapter 6. The positions of the cables are shown in the diagrams accompanying Chapter 4.

4.2 Warning

- Do not remove any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Do not insert any connector while the scope is under power, unless you are sure that this action will not cause damage.
- Some cables carry high voltages when the DSO is under power. These voltages may persist after the DSO has been switched off, and therefore great care is needed when handling these cables. (5.3)
- Some connectors are very firmly seated, for example the small coaxial SMB connectors linking the ADC and TDC boards to the 9400-1. These should never be removed by pulling the cables.
- Removal of certain cables when the scope is running will cause damage, for example the cables from the 9400-2 to the deflection yoke. If the deflection current is lost in one direction, the trace becomes a brilliant line; if both deflections are lost, the resulting brilliant point will probably damage the phosphor irretrievably.

4.3

List of Cables Used in the LeCroy 9400 DSO

The following list is of cables with a connector at each end.


Title	Function	From	To	Cable	Connector
H6	Panel control	9400-1	9400-5	34 ribbon	34 IDC 2-row


The following list is of cables which are anchored at one end.

Title	Function	Fixed	Free	Cable	Connector
	Line power	9400-9B	9400-9A	4	12 brown
	Line power	9400-9B	F.P. Sw	4	4 spade
	DC power	9400-9A	9400-2	3	3 brown
	DC power	9400-9A	9400-1	6	6 brown
	Ground link	9400-9B	9400-1	1 black	1 spade
	50 Hz+battery	9400-9B	9400-1	7 black	12 2-row
	CRT services	9400-7	9400-2	7	8 1-row
H3	X deflection	Yoke	9400-2	2 rd/blu	3 1-row
H3	Y deflection	Yoke	9400-2	2 yl/grn	3 1-row
H4	GPIB data	Back	9400-1	ribbon	26 2-row
H5	GPIB data	Back	9400-1	ribbon	16 2-row
	RS232 comms	Back	9400-1	8 color	8 2-row
	RS232 plotter	Back	9400-1	8 color	8 2-row



The following list is of cables which are anchored at both ends.

Title	Function	From	To	Cable
	Battery current	Battery	9400-9B	4 wires







Part of twisted pair with opposing pins to be grounded near termination of other wire




9400-2 DISPLAY BOARD



9400-5 FRONT PANEL BOARD





9400-7 CRT BOARD

Connections in order:

600 V
60 V
+15 V
-15 V
Z
ZC

CHAPTER 5

ASSEMBLY AND DISASSEMBLY

Table of Contents

5.0	Notes on Mechanical Assemblies
5.1	9400-1 Main Board
5.2	9400-2 Display Board
5.3	9400-3 ADC Boards
5.4	9400-4 TDC Board
5.5	9400-5 Front Panel Board
5.6	9400-6 GPIB Board
5.7	9400-7 CRT Board
5.8	9400-8 Clock Bus
5.9	9400-9A Power Board
5.10	9400-9B Power Board
5.11	9401-1 Power supplies
5.12	9401-2 DMA Board
5.20	9400 DSO Back Panel
5.21	Low Voltage Power Supplies
5.22	Cathode Ray Tube
5.23	Changing EROMS

CHAPTER 5

ASSEMBLY AND DISASSEMBLY

Table of Figures

5.0.0	Disassembly Diagram
5.0.1	Side View of 9400 DSO, Covers on
5.0.2	Internal Plan View of DSO, Showing Location of Boards
5.1.1	Plan of 9400-1 Board, Component Side
5.1.2	Plan of 9400-1 Board, Underside
5.1.3	Right Side View of 9400, Covers Off
5.1.4	Front End Shield Assembly
5.2.1	Left Side View of 9400, Covers Off
5.2.2	Cables of 9400-2 Display Board
5.3.1	Cables of 9400-3 ADC Boards
5.4.1	Cables of 9400-4 TDC Boards
5.5.1	9400-5 Front Panel Board, Rear View
5.6.1	Cables of 9400-6 GPIB Board
5.7.1	9400-7 CRT Board, Component Side
5.9.1	9400-9A Power Supply Board, Front View

WARNING


Before removing any parts from the LeCroy 9400 DSO be sure to read carefully the instructions referring to those parts, noting any precautions needed to avoid problems caused by mechanical behavior, static electricity, high voltage supplies, etc.

The 9400 DSO is built in a proprietary case which provides a sturdy mechanical support and electromagnetic screening, as well as providing good access to the boards.

Some parts are fitted with springs, while others, such as the PCB retaining bar, <5.0.2> may be slightly stressed. In either case, care is needed while disassembling, because screws, nuts, washers or springs which get lost in the DSO can be hard to retrieve.

ASSEMBLY and DISASSEMBLY

Disassembly procedure. Any board can be removed only if any items higher in the diagram, and connected by a solid line, are already out. The reassembly procedure is the inverse of the disassembly procedure.



5.0.1 Removal of Covers


The top and bottom covers are each secured by four plated screws, <5.0.1.A> for which a suitable large driver is needed. To remove the bottom cover turn the handle to the forward position <5.0.1>. In removing and storing the covers and when working on the DSO care should be taken to avoid any chance of chipping the external paintwork. Removal of the bottom cover gives access to the 9400-1 mother board, while removal of the top cover gives access to most of the other boards, except the 9400-9B, which is attached near the bottom of the back panel.

5.0.2 Removal of the PCB Retaining Bar

This bar <5.0.2> holds the 9400-2, 9400-3, 9400-4 and 9400-6 or 9401-2 in place against the lower restraints, and it must be removed if any of these boards is to be removed. In some older DSOs the lugs on the PCBs did not penetrate far enough into the slots in the bar, resulting in a board occasionally slipping out of place. More recent bars have an extra piece rivetted on the underside. In case of trouble a new bar can be ordered, or a local modification could be done. Note that elasticity of the bar can make screws jump into the DSO when loosened. The bar is fixed with four screws and lockwashers. <5.0.2.B> <5.1.3.B>.


5.0.3 Removal of the Clock Bus Board 9400-8

This is the little board at the front right of the DSO, <5.0.2> across the top of the two ADC boards and the TDC board. It is attached to the top bracket with two screws and lockwashers. <5.0.2.A> Be careful to replace it after any work on the boards, and make sure that the connectors are well aligned before pushing it home.




REMOVING THE COVERS FROM THE 9400

Figure 5.0.1



PLAN VIEW OF 9400 INTERIOR SHOWING BOARDS

Figure 5.0.2



TOP VIEW OF 9400-1 MAIN BOARD


Figure 5.1.1



UNDERSIDE VIEW OF 9400-1 MAIN BOARD

5.1.1 Removal of the 9400-1 Mother Board

In order to remove this board it will be necessary to remove the two covers (5.0.1) and the five boards coupled to the 9400-1, the 9400-2, two 9400-3, 9400-4, and 9400-6 or 9401-2. (5.2, 5.3, 5.4, 5.6 or 5.12) The DSO should be stood on its back panel with the screen at the top. Once the four boards are out, the ten screws, <5.1.2.A> can be removed, followed by the two at the right side of the DSO which hold the frontend heat sink to the case. <5.1.3.A> Next, the heat sink must be removed from the frontend, by removing two screws <5.1.1.F> taking care to retain the two springs and the washers. The springs are needed to maintain good contact between the heat sink and the hybrids. The heat sink can then be removed. Disconnect the RS232 cable <5.1.1.B> and the front panel cable <5.1.1.A> from the top of the 9400-1. Later DSOs do not have springs.



RIGHT SIDE VIEW OF 9400, COVERS OFF

Figure 5.1.3



The 9400-1 is now free from the case, but is trapped by the three BNC connectors and the two probe calibrator terminals at the front, and by the power connector at the back. With care, the back of the board can be eased toward the front of the DSO until the power connector just clears the lip of the case, enabling the back edge of the board to be pulled out sufficiently to enable the three cables <5.1.1.C+D+E> at the rear of the board to be disconnected. The board can now be lowered, freeing the three BNC connectors and the calibration terminals from the front panel. With great care, the 9400-1 can be removed without disturbing the 9400-2, but this should be done only by LeCroy personnel who are familiar with the DSO. In such a case replacement needs to be done with care also, to ensure correct alignment of the long connector between the 9400-1 and -2 boards.

5.1.2 Replacement of the 9400-1 Main Board

The replacement procedure is the reverse of the removal procedure. Stand the DSO on its back. Care should be taken to use a suitable quantity of heat sink compound between the hybrid and sink, and between sink and case. It is very important when installing the heat sink to lift the two frontend hybrids (HVV), almost out of the Berg connectors, so that the heat sink can exert pressure on them when it is replaced.

Replace the RS232-C connector. Offer up the board to the case, and poke the three BNC sockets and the probe calibrator terminals through the holes on the front panel. Then attach the three cables at the back of the board. Next, carefully flex the board enough to lift the large brown connector over the lip of the case. If you left the 9400-2 in place, very carefully push home the 9400-1 so that the connectors mate correctly, remembering that the pins are easy to bend. At this stage you should be able to push the board into its final position and to insert the 10 retaining screws.

At this point the frontend heat sink should be attached. Push it into place and press it down until you can just attach the nuts or screws (depending on the ECO), which hold it to the board. Do not push too far, let the tightening of the nuts do it for you. Finally, screw the heat to the case.



CABLES CONNECTED TO THE 9400-2 BOARD


Figure 5.2.1

5.2.1 Removal of the 9400-2 Display Board

The 9400-2 display board is situated along the left side of the DS0. <5.0.2> To remove it, first remove the top cover (5.0.1) and the PCB retaining bar (5.0.2). There are several cables connected to the 9400-2; their positions can be seen in <5.2.1>.

- Remove the two cables which lead to the deflection yoke.
- Remove the cable which leads to the 9400-7 board on the end of the CRT. Take care; this power cable carries 600 volts, with an impedance low enough to cause a very unpleasant electric shock, the effect of which may make you hit some part of the DS0.
- Remove the power cable with the brown connector.
- Remove the EHT plug from the receptacle at the right side of the CRT, taking great care not to touch the metal. On no account allow the free end of the cable to get near any circuits. Touch the free end of the cable to an unpainted part of the case, for at least one second, and repeat until no spark is seen or heard. This ensures that even if the discharge is oscillatory, no significant charge remains. The CRT must be discharged similarly, using a wire or a tool which is first placed on the case, and only then placed on the CRT receptacle. Note that the EHT voltage is 11 kV; a shock at this level can be serious, especially if you have one hand on the chassis and one on the EHT. The usual rule holds good - use one hand only.

The four screws <5.2.2.A> which secure the 9400-2 to the case can now be removed, and the board can now be removed vertically from the DS0, making sure that the EHT cable is kept away from PCBs, as some charge may remain.



LEFT SIDE VIEW OF 9400, COVERS OFF

Figure 5.2.2

5.2.2 Replacement of the 9400-2 Display Board

The procedure is the reverse of the removal procedure. The same precautions against high voltage are needed. It is a good idea again to ensure that both CRT and board are discharged. A convenient ground point on the 9400-2 is the top of the large resistor at the top left of the board, seen from the component side. Before fitting the top two screws, make sure that a suitable amount of heat sink compound is present. It is easier to install the CRT focus/brightness cable if the 9400-7 is first removed from the base of the CRT, and is put back on the CRT after the black plug has been installed on the 9400-7.

5.3.1 Removal of the 9400-3 ADC Boards

The 9400-3 ADC boards are situated parallel to the right side of the DS0. <5.0.2> The left one is for Channel 1; the right for Channel 2. To remove either board requires removal of the PCB retaining bar. (5.0.2) In order to remove ADC board 2 it is necessary to remove ADC board 1 first. The clock bus board, 9400-8, must also be removed. (5.0.3)

Before an ADC board can be taken out, its signal input cable must be removed from the 9400-1, which needs care, as the SMB connector is seated firmly. On no account must the cable itself be pulled. On the back of each ADC board is a rather bulky delay line. Make sure that in lifting out the board that this coil does not foul any parts on the next board to the right, especially the small coaxial cables.

5.3.2 Replacement of the 9400-3 ADC Boards

This is a straightforward reversal of the removal procedure, requiring care in placement of cables and insertion of the card into the large socket at the back of the 9400-1; it is rather easy to bend pins if there is a misalignment. Do not forget to replace the clock bus; without it there will be no results.

5.4.1 Removal of the 9400-4 TDC Board

Removal of this board must be preceded by removal of the PCB restraining bar (5.0.2), 9400-8, (5.8) and both 9400-3 (5.3). The next step is the careful removal of both SMB plugs from the 9400-1, not by pulling the cables, but by pulling the plugs, which can be quite firmly seated. The board can be lifted out vertically. Make sure that while a board is being examined, repaired or stored, the two coaxial cables do not get damaged.

5.4.2 Replacement of 9400-4 TDC Board

The replacement is straight forward, the only requirements being careful alignment of the main connector, and correct connection of the two SMA plugs into the correct sockets. Place the two coaxial cables in a way which will cause the least disturbance when the neighboring ADC board is inserted. The two cables on the 9400-4 board are labeled POS and NEG, and they should be plugged into POS and NEG respectively on the 9400-1. Do not forget the 9400-8 board. If you do not put it back you get no waveforms on the screen.

5.5.1 Removal of the 9400-5 Front Panel Board


In order to remove this board first remove both covers. (5.0.1) Next remove the ribbon cable from the 9400-5 board. <5.5.1.D> Now remove the four nuts at the corners of the front panel. <5.5.1.A> Remove four spade terminals <5.5.1.E> from the power switch, making sure that they can be put back in the correct positions. The front panel assembly can now be removed from the DS0. If any parts need to be changed on the main front panel board, 9400-5A, they must be separated from the panel. All the rotary knobs must be removed, which means taking off all the caps (careful, soft plastic) and loosening the nuts. Then the twelve screws with lock washers can be removed, <5.5.1.B> which frees the board. Rotary controls are fixed with a nut and washers: push buttons are fixed by soldering the terminals. The plastic parts are easily damaged by heat. When replacing a push button, take great care to achieve good alignment, to avoid sticking when the button is used.

Note that the LEDs are graded before assembly into three colors, to achieve a uniform appearance. The LEDs are yellow, and they are graded into greenish yellow, yellow, and orange-yellow. These are referred to as "green", "yellow" and "orange" for convenience. The replacement should match the rest. If the available replacement does not match, take a single LED from as far from the others as possible, e.g., "REMOTE" or "INTERLEAVED SAMPLING ON", and use it as the replacement. The poorly matching one then becomes the singleton. Never put a poorly matched LED in a group - it will look obviously wrong.

To change the fine gain potentiometers, remove the 9400-5B by undoing the four screws. <5.5.1.C>

5.5.2 Replacement of the 9400-5 Board

The replacement procedure is the reverse of the removal procedure. Take great care when fitting the 9400-5A to the panel that each push button is free to move in and out to the full extent of its travel.



REAR VIEW OF 9400-5 FRONT PANEL BOARD

Figure 5.5.1

5.6.1 Removal of the 9400-6 GPIB board


Remove the PCB retaining bar (5.0.2) and then detach the two ribbon cables from the 9400-6 board. They are of different sizes. Note the orientation - they are both color coded. The larger cable has line 1 at the top, while the smaller has line 1 at the bottom. The GPIB board can now be removed. Note that on a few 9400 DSOs the units were supplied with wrongly color coded or wrongly polarized cables. The best procedure is write down the orientation of each cable and to put it back in the original position.

5.6.2 Replacement of the 9400-6 Board

Simply reverse the procedure of 5.6.1.

5.7 Removal and Replacement of the 9400-7 CRT Board

Ease the board carefully towards the back of the DSO, until it is free. Detach its cable from the 9400-2 board. In some cases it may be easier if the power cable from the 9400-9A to the 9400-2 is previously detached.



FRONT VIEW OF 9400-7 CRT BOARD

Figure 5.7.1

5.8 Removal and Replacement of the 9400-8 Clock Bus

This is very simple, requiring only that care be taken in alignment of the connector pins when reassembling the board.

5.9 9400-9A and 9400-9B Power Supply Boards

These two boards cannot be simply removed. For information on the 9400-9A see (5.21) and for 9400-9B see (5.20).

5.12 Removal and Replacement of 9401-2 GPIB and Memory Board

This board is fitted in later 9400 DSOs in the position previously occupied by the 9400-6 GPIB board. The procedures for the 9401-6 are the same as for the 9400-B. (5.6)

5.20 Removal of the Low Voltage Power Supplies

5.20.1 Removal of the Block of Four

The four main DC power supplies of the 9400 DSO are situated on the left side of the back panel, and behind the 9400-9A board. <5.0.2> They should be removed only as a block of four, after which they can be dealt with individually as required.

Remove the line power cable from the 9400-9A, noting its position. Remove the power cable from the 9400-2, <5.2.1> so that it is connected only to the 9400-9A. There is still one cable connected to the 9400-9A on the other side, but it cannot yet be moved.

Remove the lower set of four countersunk screws <5.21.1.A> from the back panel, and the outer two upper screws <5.21.1.B>. Now, holding the front of the 9400-9A and the block of power supplies very carefully, so that they do not hit the CRT or the 9400-1 board, remove the last two screws <5.21.1.C> from the back panel. It should now be possible to lift the power supplies up enough to reach underneath and pull out the power connector from the 9400-1. <5.1.1.D> The power supply block is now completely free from the 9400 DSO.


5.20.2 Replacement of Power Supplies

Simply reverse the procedure of 5.20.1.

5.20.3 Removing an Individual Power Supply

Remove the block of power supplies (5.20.1).

Each power supply is held to the 9400-9A by two latches, <5.20.1>, which can be released by taking out the two screws.



REMOVING ONE POWER SUPPLY

Figure 5.20.1

When exchanging individual power modules it may be found that the new unit has no nuts on the rear flange for attachment to the back panel. In such a case the two nuts should be removed from the recesses in the old unit and placed carefully into the new unit. The nuts have a tendency to fall inside the power unit. Difficulty may be experienced in inserting the nuts because of fouling by the nuts which hold the cover on the power module. In such a case rotate the screw and nut to minimize the interference. The nuts should be held in the recesses with Loctite, nail varnish, or quick drying paint. When the block of power supplies is reassembled to the back panel, the eight screws <5.21.1.ABC> should be inserted gingerly to avoid pushing out the nuts from their sockets.

When attempting to insert the small black latches which hold the power modules to the 9400-9A some interference may be found from a green/yellow wire or a ceramic capacitor. In both cases the offending item may be moved aside with care.


5.21 Removing the Back Panel

This can be done without removing the block of low voltage power supplies, but because of the constraint caused by the power cable to the front panel, it is difficult.

Remove the power supplies (5.20). Remove the cables connecting the back panel to the 9400-1:

- RS232 <5.1.1B>
- groundlink <5.1.1.C>
- AC link <5.1.1.E>
- GPIB <5.6.1.A> <5.6.1.B>

Remove the four screws running through the black feet at the corners of the back panel <5.21.1.D>. Remembering that there is a power cable connecting the back panel to the case at the lower left corner, as viewed from the back, ease out the back panel from the case.



BACK PANEL

Figure 5.21.1

5.22.1 Removal of Cathode Ray Tube

Remove the following:

- (5.0.1) Top cover of 9400
- (5.0.2) PCB retaining bar
- (5.7) 9400-7 CRT board
- (5.2.1) 9400-2 display board
- (5.5.1) 9400-5 front panel assembly

At this stage the cathode ray tube should have been discharged, but a final check just before removal can do no harm.

The tube can now, with care, be removed without any other boards having to be moved. Take off the long helical grounding spring which runs diagonally across the back of the bulb. With a suitable nut driver, remove the nut at each corner of the tube at the front of the frame. Make sure the stud and nut at the back are not lost in the DSO. Hold the CRT very carefully as the studs are withdrawn, or place soft padding under it. Withdraw the CRT forward out of the frame.


5.22.2 Replacement of Cathode Ray Tube

Before fitting a new tube, it is well to connect the EHT receptacle to the conductive coating, in case a charge has built up.

This proceeds exactly as the removal process in reverse. The fitting of the grounding spring, under the neck, away from the EHT lead, is essential, to prevent the outer conductive coating acquiring charge and then discharging to the logic circuits. The coating also forms the ground electrode of a smoothing capacitor.

5.23 Changing EPROMs

These are on the top side of the 9400-1 board, and access is possible only by removing the power supply block (5.20). The EPROM positions and jumpers are shown in <5.23.1> and <5.23.2>. The EPROMs can be removed using an IC extractor. The usual precautions against static electricity are required. The EPROMs can be 64, 128, or 256 K types. The diagram shows how to jumper each type.



EPROM Positions

Figure 5.23.1

EPROM Jumpers

Figure 5.23.2

CHAPTER 6

PARTS LISTS FOR THE 9400 DSO

MODEL NO S9400-1

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
102 412 *22	CAP CERA DISC 100V 2.2 PF 2% RED/VIO *2P2"	2
102 412 100	CAP CERA DISC 100V 10 PF 2% BLK *10P"	1
102 412 180	CAP CERA DISC 100V 18 PF 2% BLK *18P"	2
102 412 181	CAP CERA DISC 100V 180 PF 2% VIO *N18"	1
102 534 472	CAP CERA DISC .0047 UF 200V 10%	2
103 307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	62
103 327 102	CAP CERA MONO 50V .001 UF 20% GENERAL PURPOSE	1
103 427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	17
103 896 222	CAP CERA MONO 200V 2200PF 10% STABLE	2
124 236 223	CAP POLYESTER FILM .022UF 250V 10% RADIAL LEADS 3X8X10MM CASE	2
142 214 156	CAP TANT DIP CASE 15 UF 10V 20%	1
142 824 685	CAP TANT DIP CASE 6.8 UF 35V 20%	1
146 354 107	CAP MINT ALUM 20% 100 UF 10V/RADIAL LEADS .100 CTRS/.25X.472	2
146 554 476	CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/.25X.472	2
147 634 102	CAP MINI ALUM 20% 1000 UF 25V RADIAL LEADS 20X12.5MM	1
161 225 100	RES COMP 1/8W 5% 10 OHMS	2
161 225 101	RES COMP 1/8W 5% 100 OHMS	13
161 225 102	RES 1/8W 5% 1K	6
161 225 103	RES COMP 1/8W 5% 10 K	8
161 225 105	RES CARBON FILM 1 MEG 1/8W 5%	2
161 225 132	RES CARBON FILM 1.3 K 1/8W 5%	2
161 225 150	RES COMP 1/8W 5% 15 OHMS	5
161 225 152	RES COMP 1/8W 5% 1.5 K	5
161 225 153	RES COMP 1/8W 5% 15 K	2
161 225 162	RES CARBON FILM 1.6 K 1/8W 5%	2
161 225 181	RES COMP 1/8W 5% 180 OHMS	16
161 225 221	RES COMP 1/8W 5% 220 OHMS	2
161 225 330	RES COMP 1/8W 5% 33 OHMS	1
161 225 430	RES COMP 1/8W 5% 43 OHMS	2
161 225 471	RES COMP 1/8W 5% 470 OHMS	4
161 225 510	RES COMP 1/8W 5% 51 OHMS	8
161 225 560	RES COMP 1/8W 5% 56 OHMS	1
161 225 561	RES COMP 1/8W 5% 560 OHMS	2
161 335 102	RES COMP 1/4W 5% 1 K	7
161 335 105	RES COMP 1/4W 5% 1 MEG	2
161 335 106	RES COMP 1/4W 5% 10 MEG	4
161 335 131	RES COMP 1/4W 5% 130 OHMS	1
161 335 181	RES COMP 1/4W 5% 180 OHMS	1
161 335 222	RES COMP 1/4W 5% 2.2 K	2
161 335 241	RES COMP 1/4W 5% 240 OHMS	1
161 335 272	RES COMP 1/4W 5% 2.7 K	2
161 335 331	RES COMP 1/4W 5% 330 OHMS	1
161 335 392	RES COMP 1/4W 5% 3.9 K	2
161 335 472	RES COMP 1/4W 5% 4.7 K	4
161 335 473	RES COMP 1/4W 5% 47 K	1
161 335 511	RES COMP 1/4W 5% 510 OHMS	1
161 335 512	RES COMP 1/4W 5% 5.1 K	5

MODEL NO S9400-1

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
161	335 561	RES COMP 1/4W 5% 560 OHMS	4
161	335 683	RES COMP 1/4W 5% 68 K	1
161	335 913	RES COMP 1/4W 5% 91 K	1
165	245 180	RES 5% METAL FILM 18 OHMS SFR16 .2W TC:100PPM	2
168	**9 585	RES PREC MPR24 100K 1/8W .25% TC:25PPM	2
168	531 297	RES PREC RN55D 100 OHMS	4
168	531 325	RES PREC RN55D 196 OHMS	6
168	531 389	RES PREC RN55D 909 OHMS	2
168	531 417	RES PREC RN55D 1.78 K	10
168	531 422	RES PREC RN55D 2.00 K	4
168	531 439	RES PREC RN55D 3.01 K	6
168	531 509	RES PREC RN55D 16.2 K	1
168	531 541	RES PREC RN55D 34.8 K	2
168	531 609	RES PREC RN55D 178 K	4
181	437 103	RES VARI CERMET 10 K 1/2W 10%	2
181	437 501	RES VARI CERMET 500 OHMS 1/2W 10%	1
190	642 222	RESISTOR NETWORK 2.2 K SIP-6	8
200	*12 **2	IC QUAD LINE DR MC 1488L DIP-14/CERAMIC	5
200	*31 **46	IC HEX INVERTER SN74LS04N DIP-14	2
200	*31 **55	IC SHIFT REG SN74LS164N DIP-14/8-BIT	4
200	*31 **73	IC 2-IN POS OR SN74LS32N QUAD PKG/DIP-14	2
200	340 117	IC DUAL OR-AND MC10H117 DIP-16/2-WIDE 2/3-INPUT 10H117	1
208	*33 **1	IC TRANS ARRAY CA3046 DIP-14	1
208	110 **7	IC LO OFFSET OP AMP OP-07 DIP-8	2
208	110 353	IC DUAL OP AMP LF353N DIP-8/JFET INPUT	1
208	122 337	IC ADJ -VOLT REG LM337T TO-220/OUTPUT -1.2V TO -37V	1
208	123 **2	IC +12 VOLT REG LM340T-12 TO-220 PKG	1
208	124 **3	IC VOLT REG NEG LM320T-12 TO-220	1
208	130 324	IC QUAD OP AMP LM324 DIP-14	1
208	131 347	IC QUAD OP AMP LF347BN DIP-14 347	2
208	570 317	IC POS VOLT REGUL LM317 TO-220/15W/1.5A/ADJUSTABLE 317	1
225	*70 407	IC MONO QUAD DISCR MVL407 DIP-20	1
230	*20 **62	DIODE SWITCHING BAW62 DO-35/HI-SPEED	34
230	110 **5	DIODE SWITCHING 1N4448	15
240	225 703	DIODE ZENER 3.45V 1N703A 250MW	1
240	225 710	DIODE ZENER 6.8V 1N710A 250MW	1
240	225 713	DIODE ZENER 9.1V 1N713A 250MW	6
253	*10 811	DIODE SCHOTTKY BAR HP2811 H-P CASE OUTLINE 15	2
270	110 **3	TRANSISTOR NPN 2N2222A TO-18	2
270	130 401	TRANSISTOR NPN A401 TO-72	1
270	170 **1	TRANSISTOR NPN 2N5770 TO-92	8
270	170 **2	TRANSISTOR NPN 2N5962 TO-92	1
275	110 **1	TRANSISTOR PNP 2N2907A TO-18	6
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	16
275	170 **3	TRANSISTOR PNP A441 TO-92	3
300	*10 **1	BEAD SHIELDING FERRITE	32
300	*50 **1	CHOKE FERRITE SINGLE LEAD	1

MODEL NO S9400-1

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
301 *16 471	INDUCTOR MOLDED .47 UH	2
408 *63 **5	W-W PIN, ONE SIDE, 1 WRAP .025 SQUARE	16
430 540 732	RELAY 2 FORM C 5V DPDT TO-5 CASE	6
454 310 **2	HDR DIP SOLD TO PC BD 2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	5
500 110 **1	TRANSIPAD "SMALL"	4
550 430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	4
551 430 300	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/INTERNAL STAR	4
552 430 100	NUT HEX M3 ZINC PLATED STEEL	4
709 400 161	SELF FOR 9400-1A 5 SPIRES TINED COPPER	2
709 400 171	SELF FOR 9400-1A 9 SPIRES TINED COPPER	2
709 400 181	THERMO-COUPLE FOR 9400-1A	2
719 400 103	PC BD PREASS'Y 9400-1A	1

NOTE: 1 PER DWG 9400-1A-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO F9400-1

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 *56	CAP CERA DISC 100V 5.6 PF 2% RED/VIO '5P6'	2
102	412 *82	CAP CERA DISC 100V 8.2 PF 2% BLK '8P2'	2
102	412 120	CAP CERA DISC 100V 12 PF 2% BLK '12P'	2
158	849 **9	CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA	3
158	849 *10	CAP VARIABLE 1 - 5 PF BLK MARK/.040 HI .125 DIA	4
158	849 *11	CAP VARIABLE 2.5 - 10 PF BLU MARK/.040 HI .125 DIA	8
158	849 *12	CAP VARIABLE 5.0-15 PF NO MARK/.040 HI .125 DIA	2
161	225 101	RES COMP 1/8W 5% 100 OHMS	2
161	225 302	RES COMP 1/8W 5% 3 K	1
165	245 180	RES 5% METAL FILM 18 OHMS SFR16 .2W TC:100PPM	2
179	227 502	RES VARI CERMET 5K .25"SQ/END ADJ/.25W/12-TURN	2
181	437 105	RES VARI CERMET 1 MEG 1/2W 10%	1
181	437 201	RES VARI CERMET 200 OHMS 1/2W 10%	1
205	370 256	IC UV E-PROM 27256G-25 DIP-28/250NS/32768-WORD	6*
210	440 200	IC VOLTAGE AMPLIF HVV200 DIP-44/.900 WIDE PL:HVV200	2
220	*10 101	HYB BUFFER AMPLIF HAB101 SIP-10 PL:HAB101	1
230	*40 **5	DIODE DUAL PICO-AMP DPAD5 TO-71 WITHOUT PINS 2 & 6 CAL	2
230	150 *45	DIODE PICOAMPERE BAV 45 TO-18 2(LEAD)	4
400	900 116	PROGRAM PLUG '191' DIP-16 DIP-16/STRAPS ACROSS ONLY	2
403	950 **2	POLARIZING KEY FOR SOCKETS & HEADERS	2
454	902 **1	KEYING PLUG (SNAP IN) BLK POLYAMID/FOR AMP MODU II	4
550	430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	9
550	430 108	SCREW CYL HD PHIL M3X8 ZINC PLATED STEEL	8
551	430 400	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/EXTERNAL STAR	17
552	430 100	NUT HEX M3 ZINC PLATED STEEL	4
553	230 108	SPACER HEX M3X8MM NICKEL PLATED BRASS/THREADED TRHU	2
709	400 101	CALIBRATION TERMINAL	2
709	400 121	BNC CONN. ANGLE SOCKET BNC 50 OHMS	3
709	400 131	UPPER RF-SHIELD PER DWG 9400-1-M4	1
709	400 141	LOWER RF-SHIELD PER DWG 9400-1-M5	1
709	400 143	LOWER RF-SHIELD 709400141(1) SCREENED	1
719	400 113	PC BD PREASS'Y 9400-1B	1
719	400 123	PC BD PREASS'Y 9400-1C	1
719	400 133	PC BD PREASS'Y 9400-1D	1
719	400 143	PC BD PREASS'Y 9400-1E	2
759	400 102	PROGRAM PLUG FOR 27256 400900116(1) USED ON 9400-1A	1
859	400 100	IINTERMED. SUB'Y I9400-1 839400100(1) PL:I9400-1	1

NOTE: 1 PER DWG 9400-1A-L1
 NOTE: 2 *205370256 PROGR 1L
 NOTE: 3 *205370256 PROGR 1H
 NOTE: 4 *205370256 PROGR 2L
 NOTE: 5 *205370256 PROGR 2H
 NOTE: 6 *205370256 PROGR 3L
 NOTE: 7 *205370256 PROGR 3H

MODEL NO F9400-1

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO I9400-1

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 101	CAP CERA DISC 100V 100PF 2% VIO 'N10'	4
102	412 150	CAP CERA DISC 100V 15 PF 2% BLK '15P'	2
102	412 180	CAP CERA DISC 100V 18 PF 2% BLK '18P'	2
102	412 220	CAP CERA DISC 100V 22 PF 2% ORA '22P'	5
102	412 330	CAP CERA DISC 100V 33PF 2% ORA '33P'	2
102	412 390	CAP CERA DISC 100V 39 PF 2% ORA '39P'	2
102	412 560	CAP CERA DISC 100V 56 PF 2% VIO '56P'	5
102	484 471	CAP CERA DISC 100V 470 PF 10% 'N47'	9
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	104
103	317 222	CAP CERA MONO 50V 2200 PF 20% GENERAL PURPOSE	1
103	327 102	CAP CERA MONO 50V .001 UF 20% GENERAL PURPOSE	1
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	48
103	506 331	CAP CERA MONO 100V 330 PF 10% STABLE	12
124	171 203	CAP POLYSTYRENE .02 UF 63V 1%	2
142	214 156	CAP TANT DIP CASE 15 UF 10V 20%	2
142	424 225	CAP TANT DIP CASE 2.2 UF 16V 20% .177X.28"	2
142	624 685	CAP TANT DIP CASE 6.8 UF 35V 20%	2
146	354 107	CAP MINI ALUM 20% 100 UF 10V/RADIAL LEADS .100 CTRS/.256X.472	4
146	424 106	CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295	1
146	554 476	CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/ .25X472	4
146	634 106	CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	2
161	225 103	RES COMP 1/8W 5% 10 K	2
161	225 243	RES COMP 1/8W 5% 24 K	1
161	335 102	RES COMP 1/4W 5% 1 K	29
161	335 103	RES COMP 1/4W 5% 10 K	3
161	335 106	RES COMP 1/4W 5% 10 MEG	1
161	335 124	RES COMP 1/4W 5% 120 K	3
161	335 132	RES COMP 1/4W 5% 1.3 K	1
161	335 155	RES COMP 1/4W 5% 1.5 MEG	2
161	335 200	RES COMP 1/4W 5% 20 OHMS	1
161	335 224	RES COMP 1/4W 5% 220 K	1
161	335 272	RES COMP 1/4W 5% 2.7 K	2
161	335 273	RES COMP 1/4W 5% 27 K	1
161	335 301	RES COMP 1/4W 5% 300 OHMS	1
161	335 303	RES COMP 1/4W 5% 30 K	1
161	335 331	RES COMP 1/4W 5% 330 OHMS	3
161	335 391	RES COMP 1/4W 5% 390 OHMS	1
161	335 395	RES COMP 1/4W 5% 3.9 MEG	1
161	335 471	RES COMP 1/4W 5% 470 OHMS	1
161	335 473	RES COMP 1/4W 5% 47 K	1
161	335 511	RES COMP 1/4W 5% 510 OHMS	2
161	335 512	RES COMP 1/4W 5% 5.1 K	3
161	335 514	RES COMP 1/4W 5% 510 K	2
161	335 562	RES COMP 1/4W 5% 5.6 K	4
161	335 683	RES COMP 1/4W 5% 68 K	3
161	335 751	RES COMP 1/4W 5% 750 OHMS	1
161	335 754	RES COMP 1/4W 5% 750 K	1

MODEL NO I9400-1

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
161	335 913	RES COMP 1/4W 5% 91 K	1
168	**9 389	RES PREC MPR 24 909 OHMS 1/8W .25% TC:25PPM	2
168	**9 493	RES PREC MPR24 11K 1/8W .25% TC:25PPM	2
168	**9 585	RES PREC MPR24 100K 1/8W .25% TC:25PPM	2
168	**9 681	RES PREC MPR 24 1 MEG 1/8W .25% TC:25PPM	2
168	531 277	RES PREC RN55D 61.9 OHMS	1
168	531 401	RES PREC RN55D 1.21 K	1
168	531 405	RES PREC RN55D 1.33 K	1
168	531 489	RES PREC RN55D 10.0 K	1
168	531 565	RES PREC RN55D 61.9K	2
169	416 473	RESISTOR DISC NTC 47 K 1/2W 10%	1
181	447 104	RES VARI CERMET 100 K 1/2W 10% 3/8"SQ .150 WIDE TOP ADJUST	2
190	*42 331	RESISTOR NETWORK 330 OHMS SIP-10	2
190	642 102	RESISTOR NETWORK 1 K SIP-6	1
190	842 102	RES NETWORK 1 K SIP-8	5
200	*12 **1	IC QUAD LINE REC MC 1489L DIP-14/CERAMIC	2
200	*12 **2	IC QUAD LINE DR MC 1488L DIP-14/CERAMIC	2
200	*31 *28	IC 2-IN NAND GT SN74LS00N DIP-14	3
200	*31 *47	IC 3-IN NAND GT SN74LS10N TRIPLE PKG/DIP-14	1
200	*31 *48	IC 4-IN NAND GT SN74LS20N DUAL PKG/DIP-14	1
200	*31 *49	IC FLIP-FLOP SN74LS74N DUAL D-TYPE EDGE-TRIGGERED/DIP-14	6
200	*31 *51	IC 2-IN NOR GT SN74LS02N QUAD PKG/DIP-14	2
200	*31 *66	IC POS NAND GT SN74LS132N QUAD PKG/SCHM-TR/TOTEM-OUT/DIP-14	1
200	*31 *73	IC 2-IN POS OR SN74LS32N QUAD PKG/DIP-14	5
200	*31 *74	IC POS-NAND BUF SN74LS37N QUAD PKG/DIP-14	1
200	*31 *86	IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14	4
200	*31 *89	IC BUS BUFFER SN74LS125N QUAD PKG/3-STATE OUTPUT/DIP-14	5
200	*31 *97	IC COUNTER SN74LS197N 14/30 MHZ COUNTER/LATCH DIP-14	1
200	*31 101	IC BINARY CNTR SN74LS393N DUAL PKG/4-BIT COUNTER/DIP-14	5
200	*31 106	IC 2-IN EXCL-OR SN74LS86N QUAD PKG/DIP-14	1
200	*31 320	IC OSCILLATOR SN74LS320 DIP-16/X-TAL CONTROL	1
200	*41 *33	IC D FLIP-FLOP SN74LS174N HEX PKG/W CLEAR/DIP-16	1
200	*41 *39	IC MONO/MULTIVIB N74LS221 DUAL PKG/W DIP-16 "DO NOT SUR"	1
200	*41 *42	IC UP/DN COUNT SN74LS191N DIP-16	2
200	*41 *44	IC MULTIVIBR SN74LS123N DUAL PKG/DIP-16	3
200	*41 *56	IC 8 BIT S REG SN74LS165N DIP-16 PLASTIC	1
200	*41 *62	IC DEC/DEMULT SN74LS138N DIP-16	1
200	*41 *67	IC PRIOR ENCOD SN74LS148N 8-LINE-TO-3-LINE OCTAL/DIP-16	1
200	*41 *68	IC MULTIPLEXER SN74LS158N QUAD PKG/2-LINE-TO-1-LINE/DIP-16	2
200	*41 *70	IC DAT SEL/MP SN74LS257AN QUAD/2-TO-1-LINE/3-STATE OUT/DIP-16	5
200	*41 139	IC DEC/MULTIPL SN74LS139N DUAL PKG/2-TO-4-LINE/DIP-16	2
200	*71 **1	IC 8 X BUFFER SN74LS240 MOLDED DIP-20 TRI-STATE OUTPUTS	2
200	*71 **3	IC 8-BIT REGIST SN74LS374 DIP-20/3-STATE OUTPUTS	2
200	*71 **7	IC OCTAL BUFF SN74LS244N MOLDED DIP-20/TRI-STATE OUTPUTS	7
200	*71 245	IC BUS XCEIVER SN74LS245N OCTAL PKG/DIP-20	8
200	*71 299	IC 8-BIT S/REG SN74LS299N DIP-20	4
200	*71 373	IC 8XLATCH D-TYPE 74LS373 DIP-20/MUST BE MONOLITHIC MEMORIES	2

MODEL NO I9400-1

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
200	*71 534	IC OCTAL D-TYP FF 74LS534 DIP-20/WITH 3-STATE OUTPUTS	2
200	*72 966	IC 8X DYN MEM DRIV AM2966 DIP-20	2
200	330 **0	IC 2-INPUT NAND 74F00 DIP-14/QUAD PKG	1
200	340 *74	IC D-TYPE POS FLOP 74F74 DIP-14/DUAL PKG	1
200	340 138	IC 1-OF-8 DECODER 74F138 DIP-16	1
200	340 379	IC QUAD D-FLOP 74F379 DIP-16 74F379	1
200	341 175	IC D-TYPE FLOP 74F175 DIP-16/QUAD PKG	1
200	440 191	IC UP/DN BIN COUNT 74F191 DIP-16/ASYNCH LOAD 74F191	3
200	540 *14	IC MULTIPLIER 25LS14 DIP-16/8-BIT SER-PAR 2-S 25LS14	2
200	570 684	IC 8BIT MAGN COMP 74LS684 DIP-20/TOTEM-POLE OUTPUT 74LS684	2
205	241 264	IC65, 536-BIT RAM 4164-15 DIP-16 PLASTIC	16
205	280 116	IC 2048X8 RAM HM6116LP-2 DIP 24	1
207	280 800	IC 12-BIT D/A CONV DAC800 DIP-24/.600 WIDE 800	1
207	340 399	IC 2-IN MPLX SN74LS399N DIP-16/FORMERLY 200 071 004	1
207	340 508	IC 8-CH ANALOG MPLX DG508 DIP-16	1
208	*11 **8	IC VOLT COMPARATOR LM311N DIP-8	1
208	*31 *10	IC QUAD DIFF COMP LM339N DIP-14	1
208	*41 **1	IC 8-BIT DAC MONODAC-08EQ HI-SPEED MULTIPLYING D/A DIP-16	1
208	740 321	IC X-TAL CONTR OSC74LS321 DIP-16 74LS321	1
227	391 *68	IC MICROPROCESSOR 68000L8 DIP-64/16-BIT/8MHZ/VLST 68000L8	1
227	762 661	IC MICROPROC INTERF 2661 DIP-28/PROGRAMMABLE 2661	2
230	*20 *62	DIODE SWITCHING BAW62 DQ-35/HI-SPEED	4
230	110 **5	DIODE SWITCHING 1N4448	24
235	*10 **5	DIODE RECTIFIER 1N4005	2
240	225 703	DIODE ZENER 3.45V 1N703A 250MW	1
253	*10 835	DIODE HOT CARRIER HP2835 H-P CASE 15	15
256	233 209	DIODE LED (RED) TIL209A	1
270	170 **1	TRANSISTOR NPN 2N5770 TO-92	2
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	1
280	170 104	TRANSISTOR FET N VN0104N3 TO-92/40V	1
300	*10 **1	BEAD SHIELDING FERRITE	1
300	*50 **1	CHOKE FERRITE SINGLE LEAD	5
301	*16 103	INDUCTOR MOLDED 10 UH	1
301	*16 104	INDUCTOR MOLDED 100 UH	1
310	*60 491	CRYSTAL 4.915200 MHZ HC-18/U 55 OHMS/SERIES	1
310	*60 800	CRYSTAL 8.000000 MHZ HC-18/U 35 OHMS/SERIES	1
400	331 *16	SOCKET IC ST DIP-16 .300 SEPARATION	2
400	360 *28	SOCKET IC ST DIP-28 .600 SEPARATION	8
402	610 **2	CONN CO-AX PC MTG SMB 50 OHMS/FEMALE PIN	4
405	749 **2	TAB PC MTG 4.8 X .8 MM SILVER PLATED BRASS	1
405	760 **5	SOCKET SPRING SINGLE WIRE 5M REEL/KAPTON/FOR MANUAL INSERTION	98
454	110 *20	HDR SOLD TAIL/MALE PIN 20 .100 CTRS/STRAIGHT/NO EARS/2 ROWS	1
454	111 *12	HDR SOLD TAIL/MALE PIN 12 .100 CTRS/STRAIGHT/NO EARS/2 ROWS	1
454	211 *34	HDR SOLD TAIL TO MALE 34 4-WALL/STRAIGHT/LONG EJ/.112" TAIL	1
454	220 *32	HDR DIP SOLD TO FEM 32 DIN 41612	1
454	310 **2	HDR DIP SOLD TO PC BD 2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	6
454	320 *96	HDR DIP SOLD TO FEM 96 DIN 41612	4

MODEL NO I9400-1

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87

ECON 1014

REV DATE 06-Feb-87

MCN 0

MCN DATE 06-Feb-87

FAN HIST. NO

1014

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

455 221 **6 BLOC FOR CRIMP FEM PINS 6 MAT-N-LOK

1

550 425 106 SCREW CYL HD PHIL M2.5X6 ZINC PLATED STEEL

10

552 425 100 NUT HEX M2.5 ZINC PLATED STEEL

10

839 400 100 SOLDERED BOARD S9400-1 719400103(1)

PL:S9400-1

1

NOTE: 1 PER DWG 9400-1A-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1013

REV DATE 09-Dec-86

MCN 0

MCN DATE 09-Dec-86

FAN HIST. NO

1013

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 101	CAP CERA DISC 100V 100PF 2% VIO "N10"	2
102	412 120	CAP CERA DISC 100V 12 PF 2% BLK "12P"	4
102	412 270	CAP CERA DISC 100V 27 PF 2% ORA "27P"	1
102	412 470	CAP CERA DISC 100V 47 PF 2% ORA "47P"	2
102	412 560	CAP CERA DISC 100V 56 PF 2% VIO "56P"	2
102	440 502	CAP CERA DISC 1KV .005 UF GMV	2
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	54
103	317 222	CAP CERA MONO 50V 2200 PF 20% GENERAL PURPOSE	1
103	327 102	CAP CERA MONO 50V .001 UF 20% GENERAL PURPOSE	1
103	327 224	CAP CERA MONO 50V .22UF 20% GENERAL PURPOSE	2
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	6
103	437 334	CAP CERA MONO 100V .33 UF 20% GENERAL PURPOSE	4
103	506 331	CAP CERA MONO 100V 330 PF 10% STABLE	1
103	625 221	CAP CERA MONO 100V 220 PF 5% ULTRA STABLE	1
116	525 821	CAP DIP HICA DM15 820 PF	1
124	171 154	CAP POLYSTYRENE 1% .15 UF 63V 1% .472 DIA/MAX LENGTH .985	2
142	713 685	CAP TANT DIP CASE 6.8UF 25V 20%	1
143	124 106	CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295	3
143	534 106	CAP MINT ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	12
147	674 102	CAP ALU METAL CAN 1000 UF 25V AXIAL LEADS 25X12.5MM	3
161	*30 **0	RES COMP ZERO OHM	2
161	335 100	RES COMP 1/4W 5% 10 OHMS	1
161	335 101	RES COMP 1/4W 5% 100 OHMS	8
161	335 102	RES COMP 1/4W 5% 1 K	12
161	335 103	RES COMP 1/4W 5% 10 K	2
161	335 104	RES COMP 1/4W 5% 100 K	2
161	335 105	RES COMP 1/4W 5% 1 MEG	1
161	335 121	RES COMP 1/4W 5% 120 OHMS	2
161	335 122	RES COMP 1/4W 5% 1.2 K	8
161	335 132	RES COMP 1/4W 5% 1.3 K	1
161	335 154	RES COMP 1/4W 5% 150 K	2
161	335 161	RES COMP 1/4W 5% 160 OHMS	1
161	335 162	RES COMP 1/4W 5% 1.6 K	1
161	335 202	RES COMP 1/4W 5% 2 K	6
161	335 221	RES COMP 1/4W 5% 220 OHMS	1
161	335 223	RES COMP 1/4W 5% 22 K	2
161	335 224	RES COMP 1/4W 5% 220 K	1
161	335 241	RES COMP 1/4W 5% 240 OHMS	8
161	335 242	RES COMP 1/4W 5% 2.4 K	2
161	335 271	RES COMP 1/4W 5% 270 OHMS	1
161	335 302	RES COMP 1/4W 5% 3 K	2
161	335 331	RES COMP 1/4W 5% 330 OHMS	1
161	335 333	RES COMP 1/4W 5% 33 K	2
161	335 362	RES COMP 1/4W 5% 3.6 K	5
161	335 431	RES COMP 1/4W 5% 430 OHMS	8
161	335 471	RES COMP 1/4W 5% 470 OHMS	10
161	335 472	RES COMP 1/4W 5% 4.7 K	1

MODEL NO S9400-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1013

REV DATE 09-Dec-86

MCN 0

MCN DATE 09-Dec-86

FAN HIST. NO

1013

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
161	335 511	RES COMP 1/4W 5% 510 OHMS	4
161	335 512	RES COMP 1/4W 5% 5.1 K	4
161	335 561	RES COMP 1/4W 5% 560 OHMS	2
161	335 621	RES COMP 1/4W 5% 620 OHMS	1
161	335 681	RES COMP 1/4W 5% 680 OHMS	1
161	335 682	RES COMP 1/4W 5% 6.8 K	2
161	335 821	RES COMP 1/4W 5% 820 OHMS	2
161	335 912	RES COMP 1/4W 5% 9.1 K	1
162	805 *10	RESISTOR WW SW 1.0 OHM 5% CASE MOLDED & COATED	2
168	*45 336	RES HV 33M 2500VAC 5% 200PPM .4X.15DIA	1
168	531 365	RES PREC RN55D 511 OHMS	4
168	531 372	RES PREC RN55D 604 OHMS	2
168	531 385	RES PREC RN55D 825 OHMS	2
168	531 401	RES PREC RN55D 1.21 K	6
168	531 410	RES PREC RN55D 1.50 K	4
168	531 422	RES PREC RN55D 2.00 K	1
168	531 429	RES PREC RN55D 2.37 K	1
168	531 433	RES PREC RN55D 2.61 K	4
168	531 439	RES PREC RN55D 3.01 K	4
168	531 445	RES PREC RN55D 3.48K	2
168	531 447	RES PREC RN55D 3.65 K	1
168	531 465	RES PREC RN55D 5.62 K	2
168	531 489	RES PREC RN55D 10.0 K	1
168	531 541	RES PREC RN55D 34.8 K	1
172	137 *22	RES WIREWOUND .22 OHMS 1W 10% MOLDED CASE .225X.562	1
175	235 **5	RES PWR WW 2.5W 5% .5 OHM VITR ENAMEL CASE/AXIAL LEADS	4
180	487 103	RES VARI CERMET 10K 1/2W 10% SINGLE TURN/SIDE ADJUST	2
180	487 501	RES VARI CERMET 500 OHMS 1/2W 10% SINGLE TURN/SIDE ADJUST	4
180	487 502	RES VARI CERMET 5K 1/2W 10% SINGLE TURN SIDE ADJUST	3
190	*42 222	RESISTOR NETWORK 2.2 K SIP-10	3
200	*31 *28	IC 2-IN NAND GT SN74LS00N DIP-14	1
200	*31 *47	IC 3-IN NAND GT SN74LS10N TRIPLE PKG/DIP-14	1
200	*31 *49	IC FLIP-FLOP SN74LS74N DUAL D-TYPE EDGE-TRIGGERED/DIP-14	2
200	*31 *51	IC 2-IN NOR GT SN74LS02N QUAD PKG/DIP-14	2
200	*31 *66	IC POS NAND GT SN74LS132N QUAD PKG/SCHM-TR/TOTEM-OUT/DIP-14	1
200	*31 *86	IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14	1
200	*41 *44	IC MULTIVIBR SN74LS123N DUAL PKG/DIP-16	1
200	*41 *49	IC QUAD FL-FL SN74LS175N D-TYPE/DIP-16	1
200	*41 *54	IC DATA SELCTR SN74LS153N DIP-16 PLASTIC	1
200	*41 155	IC DEC/DEMUTIPL 74LS155N DUAL PKG/2-LINE TO 4-LINE/DIP-16	1
200	*71 **3	IC 8-BIT REGIST SN74LS374 DIP-20/3-STATE OUTPUTS	4
200	*71 534	IC OCTAL D-TYP FF 74LS534 DIP-20/WITH 3-STATE OUTPUTS	1
200	330 **0	IC 2-INPUT NAND 74F00 DIP-14/QUAD PKG	1
200	340 *74	IC D-TYPE POS FLOP 74F74 DIP-14/DUAL PKG	1
200	340 109	IC J-K FLOP 74F109 DIP-16/DUAL PKG/POS EDG-TR	1
200	442 163	IC 4-BIT COUNTER 74LS163 DIP-16/SYNCHRONOUS	1
200	570 *15	IC SERIAL ADDER AM25LS15 DIP-20/QUAD PKG/BUFF CLK 25LS15	1

MODEL NO S9400-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1013

REV DATE 09-Dec-86

MCN 0

MCN DATE 09-Dec-86

FAN HIST. NO

1013

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
205	640 *96	IC 5-BIT SHIFT REG 74LS96 DIP-16/25NS DELAY/60MW 74LS96	9
208	*11 **5	IC VOLT FOLLOWER LM310N DIP-8	2
208	*31 **9	IC VOLT COMPARATOR LM319N DIP-14/DUAL PKG	1
208	*41 524	IC PULSE WIDTH MODUL 3524 DIP-16	1
208	110 353	IC DUAL OP AMP LF353N DIP-8/JFET INPUT	2
230	110 **5	DIODE SWITCHING 1N4448	20
230	150 *45	DIODE PICOAMPERE BAV 45 TO-18 2(LEAD)	2
235	*40 *60	DIODE RECTIFIER LM60	1
235	820 *30	DIODE RECTIFIER EGF30D DO-201AA/200V PEAK REV/RMS:140V	1
235	930 816	DIODE RECTIFIER 1A MR816 59-04 CASE/VR:500	1
240	415 754	DIODE ZENER 6.8V 1N754A 400 MW/DO-35/5%	2
240	423 958	DIODE ZENER 7.5V 1N958B 400MW/DO-7/5%	6
240	425 751	DIODE ZENER 5.1V 1N751A 400MW	1
240	425 752	DIODE ZENER 5.6V 1N752A 400MW	1
253	*10 800	DIODE HOT CARRIER HP2800 V BR 70V/H-P CASE 15	2
253	*10 835	DIODE HOT CARRIER HP2835 H-P CASE 15	12
270	110 **3	TRANSISTOR NPN 2N2222A TO-18	8
270	170 **1	TRANSISTOR NPN 2N5770 TO-92	21
270	170 **2	TRANSISTOR NPN 2N5962 TO-92	13
275	110 **1	TRANSISTOR PNP 2N2907A TO-18	4
275	170 **1	TRANSISTOR PNP 2N5087 TO-92	4
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	20
280	190 642	TRANSISTOR FET 'N' IRF642 220AB CASE	1
300	*50 **1	CHOKE FERRITE SINGLE LEAD	1
301	*16 103	INDUCTOR MOLDED 10 UH	3
302	380 480	FILTER CHOKE 2 AMP 48 UH ON TOROID CORE/13MM DIAM 8MM THICK	1
400	**0 318	SOCKET IC OPEN FRAME 18 .300 WIDE	2
400	331 *16	SOCKET IC ST DIP-16 .300 SEPARATION	3
400	341 *24	SOCKET IC ST DIP-24 .600 SEPARATION	2
408	*63 **5	W-W PIN, ONE SIDE, 1 WRAP .025 SQUARE	6
454	110 **3	HDR SOLD TAIL/MALE PIN 3 .100 CTRS/1 ROW	2
454	111 **8	HDR SOLD TAIL/MAIL PIN 8 .100 CTRS/1 ROW	1
454	121 **3	BLOC FOR SOCKETS 3-PIN MATE-N-LOK	1
454	310 **2	HDR DIP SOLD TO PC BD 2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	17
454	311 **3	HDR DIP SOLDER TO MALE 3 .100 CTRS/STRAIGHT/NO EARS/.125-.318	2
454	312 **4	HDR MALE PIN TO WW (2X2)4 .100 CTRS/STRAIGHT/GOLD PL/BREAKWAY	2
454	610 *32	HDR DIP SOLD TO MALE 32 DIN 41612 RT ANGLE	1
500	110 **1	TRANSIPAD "SMALL"	2
550	425 110	SCREW CYL HD PHIL M2.5X10 ZINC PLATED STEEL	2
552	425 100	NUT HEX M2.5 ZINC PLATED STEEL	2
719	400 203	PC BD PREASS'Y 9400-2	1

NOTE: 1 PER DWG 9400-2-L1

NOTE: 2

NOTE: 3

MODEL NO S9400-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1013

REV DATE 09-Dec-86

MCN 0

MCN DATE 09-Dec-86

FAN HIST. NO

1013

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 4
NOTE: 5
NOTE: 6
NOTE: 7
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12
NOTE: 13
NOTE: 14
NOTE: 15

MODEL NO S9400-1

SOLDERED BOARD

PRINTED 24-Apr-86

ECON 1010

REV DATE 17-Apr-86

MCR 0

MCR DATE 17-Apr-86

FAN HIST. NO

1010

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
102 412 *22	CAP CERA DISC 100V 2.2 PF 2% RED/VIO *2P2*	2
102 412 *82	CAP CERA DISC 100V 8.2 PF 2% BLK *8P2*	2
102 412 100	CAP CERA DISC 100V 10 PF 2% BLK *10P*	1
102 412 101	CAP CERA DISC 100V 100PF 2% VIO *N10*	4
102 412 120	CAP CERA DISC 100V 12 PF 2% BLK *12P*	2
102 412 150	CAP CERA DISC 100V 15 PF 2% BLK *15P*	2
102 412 180	CAP CERA DISC 100V 18 PF 2% BLK *18P*	4
102 412 181	CAP CERA DISC 100V 180 PF 2% VIO *N18*	1
102 412 220	CAP CERA DISC 100V 22 PF 2% ORA *22P*	5
102 412 330	CAP CERA DISC 100V 33PF 2% ORA *33P*	2
102 412 390	CAP CERA DISC 100V 39 PF 2% ORA *39P*	2
102 412 560	CAP CERA DISC 100V 56 PF 2% VIO *56P*	5
102 484 471	CAP CERA DISC 100V 470 PF 10% *N47*	9
102 534 472	CAP CERA DISC .0047 UF 200V 10%	2
103 307 103	CAP CERA KOND 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	166
103 317 222	CAP CERA KOND 50V 2200 PF 20% GENERAL PURPOSE	1
103 327 102	CAP CERA KOND 50V .001 UF 20% GENERAL PURPOSE	2
103 427 104	CAP CERA KOND 100V .1 UF 20% GENERAL PURPOSE	65
103 506 331	CAP CERA KOND 100V 330 PF 10% STABLE	12
103 896 222	CAP CERA KOND 200V 2200PF 10% STABLE	2
124 171 203	CAP POLYSTYRENE .02 UF 63V 1%	2
124 236 223	CAP POLYESTER FILM .022UF 250V 10% RADIAL LEADS 3X8X10MM CASE	2
142 214 156	CAP TANT DIP CASE .15 UF 10V 20%	3
142 424 225	CAP TANT DIP CASE 2.2 UF 16V 20% .177X.28"	2
142 824 685	CAP TANT DIP CASE 6.8 UF 35V 20%	3
146 354 107	CAP MINI ALUM 20% 100 UF 10V/RADIAL LEADS .100 CTRS/.256X.472	6
146 424 106	CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295	1
146 554 476	CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/.25X.472	6
146 634 106	CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	2
147 634 102	CAP MINI ALUM 20% 1000 UF 25V RADIAL LEADS 20X12.5MM	1
158 849 *49	CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA	3
158 849 *10	CAP VARIABLE 1 - 5 PF BLK MARK/.040 HI .125 DIA	4
158 849 *11	CAP VARIABLE 2.5 - 10 PF BLU MARK/.040 HI .125 DIA	10
161 225 100	RES COMP 1/8W 5% 10 OHMS	2
161 225 101	RES COMP 1/8W 5% 100 OHMS	13
161 225 102	RES COMP 1/8W 5% 1 K	6
161 225 103	RES COMP 1/8W 5% 10 K	10
161 225 105	RES CARBON FILM 1 MEG 1/8W 5%	2
161 225 132	RES CARBON FILM 1.3 K 1/8W 5%	2
161 225 150	RES COMP 1/8W 5% 15 OHMS	5
161 225 152	RES COMP 1/8W 5% 1.5 K	5
161 225 153	RES COMP 1/8W 5% 15 K	2
161 225 162	RES CARBON FILM 1.6 K 1/8W 5%	2
161 225 181	RES COMP 1/8W 5% 180 OHMS	16
161 225 221	RES COMP 1/8W 5% 220 OHMS	2
161 225 243	RES COMP 1/8W 5% 24 K	1
161 225 330	RES COMP 1/8W 5% 33 OHMS	1

MODEL NO S9400-1

SOLDERED BOARD

PRINTED 24-APR-86

ECON 1010

REV DATE 17-APR-86

MCN 0

MCN DATE 17-APR-86

FAR HIST. NO

1010

FAR HIST. DATE

LRS PART NO	DESCRIPTION	QTY
161 225 430	RES COMP 1/8W 5% 43 OHMS	2
161 225 471	RES COMP 1/8W 5% 470 OHMS	4
161 225 510	RES COMP 1/8W 5% 51 OHMS	8
161 225 560	RES COMP 1/8W 5% 56 OHMS	1
161 225 561	RES COMP 1/8W 5% 560 OHMS	2
161 335 102	RES COMP 1/4W 5% 1 K	36
161 335 103	RES COMP 1/4W 5% 10 K	3
161 335 105	RES COMP 1/4W 5% 1 MEG	2
161 335 106	RES COMP 1/4W 5% 10 MEG	5
161 335 124	RES COMP 1/4W 5% 120 K	3
161 335 131	RES COMP 1/4W 5% 130 OHMS	1
161 335 132	RES COMP 1/4W 5% 1.3 K	1
161 335 155	RES COMP 1/4W 5% 1.5 MEG	2
161 335 181	RES COMP 1/4W 5% 180 OHMS	1
161 335 200	RES COMP 1/4W 5% 20 OHMS	1
161 335 222	RES COMP 1/4W 5% 2.2 K	2
161 335 224	RES COMP 1/4W 5% 220 K	1
161 335 241	RES COMP 1/4W 5% 240 OHMS	1
161 335 272	RES COMP 1/4W 5% 2.7 K	4
161 335 273	RES COMP 1/4W 5% 27 K	1
161 335 301	RES COMP 1/4W 5% 300 OHMS	1
161 335 303	RES COMP 1/4W 5% 30 K	1
161 335 331	RES COMP 1/4W 5% 330 OHMS	4
161 335 391	RES COMP 1/4W 5% 390 OHMS	1
161 335 392	RES COMP 1/4W 5% 3.9 K	2
161 335 395	RES COMP 1/4W 5% 3.9 MEG	1
161 335 471	RES COMP 1/4W 5% 470 OHMS	1
161 335 472	RES COMP 1/4W 5% 4.7 K	4
161 335 473	RES COMP 1/4W 5% 47 K	2
161 335 511	RES COMP 1/4W 5% 510 OHMS	3
161 335 512	RES COMP 1/4W 5% 5.1 K	8
161 335 514	RES COMP 1/4W 5% 510 K	2
161 335 561	RES COMP 1/4W 5% 560 OHMS	4
161 335 562	RES COMP 1/4W 5% 5.6 K	4
161 335 683	RES COMP 1/4W 5% 68 K	4
161 335 751	RES COMP 1/4W 5% 750 OHMS	1
161 335 754	RES COMP 1/4W 5% 750 K	1
161 335 913	RES COMP 1/4W 5% 91 K	2
165 245 180	RES 5% METAL FILM 18 OHMS SFR16 .2W TC:100PPM	4
168 **8 275	RES PREC KPR34 59 OHMS .2W .25% TC:25PPM	2
168 **9 389	RES PREC NPR 24 909 OHMS 1/8W .25% TC:25PPM	2
168 **9 493	RES PREC KPR24 11K 1/8W .25% TC:25PPM	2
168 **9 585	RES PREC NPR24 100K 1/8W .25% TC:25PPM	4
168 **9 681	RES PREC KPR 24 1 MEG 1/8W .25% TC:25PPM	2
168 531 277	RES PREC RN55D 61.9 OHMS	1
168 531 297	RES PREC RN55D 100 OHMS	4
168 531 325	RES PREC RN55D 196 OHMS	6

MODEL NO F9400-2

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1013

REV DATE 09-Dec-86

MCN 0

MCN DATE 09-Dec-86

FAN HIST. NO

1013

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
161	*30 **0	RES COMP ZERO OHM	3
205	381 716	IC 16K UV E-PROM 2716-1 DIP-24/350 NS ACCESS TIME	2
207	262 *10	IC 10-BIT D/A CONV DAC-10 DIP-18	2
208	*41 **1	IC 8-BIT DAC MONODAC-08EQ HI-SPEED MULTIPLYING D/A DIP-16	3
232	990 641	DIODE ARRAY (HV CASCADE) NON-STD PKG/25 KV OUT	1
280	190 513	TRANSISTOR FET 'N' IRF513 TO-220AB/POWER MOSFET/60V VDS	2
281	190 523	TRANSISTOR FET 'P' 9523 TO-220AB/POWER MOSFET/-60V VDS	2
377	*51 **4	LABEL "DANGER HI VOLTAGE" RED ON YEL/SELF-ADHESIVE/18X76MM	1
429	220 **1	SWITCH THERMAL 1A N.O. CLOSED AT 80 DEGES C	1
440	390 **1	TRANSFORMER HV 3 KV MAX 220V IN/3 OUTPUTS	1
454	902 **1	KEYING PLUG (SNAP IN) BLK POLYAMID/FOR AMP MODU II	3
485	*11 **1	GROMMET 10MM OD 5MM ID VINYL/FOR 7MM HOLE IN 1MM THICK PNL	1
500	460 **5	MOUNTING KIT FOR TO-220 THERMALFILM W/HARDWARE	4
550	430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	6
550	430 108	SCRWEW CYL HD PHIL M3X8 ZINC PLATED STEEL	5
550	440 106	SCREW CYL HD PHIL M4X6 ZINC PLATED STEEL	2
550	440 108	SCREW CYL HD PHIL M4X8 ZINC PLATED STEEL	2
551	430 300	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/INTERNAL STAR	11
551	440 300	WASHER SHAKEPROOF M4 ZINC PLATED STEEL/INTERNAL STAR	4
552	430 100	NUT HEX M3 ZINC PLATED STEEL	1
553	230 113	SPACER HEX M3X13MM NICKEL PLATED BRASS	2
554	900 201	SHOULDER WASHER POLYMID/6MM OD 3.5MM ID	1
594	120 **1	TIEWRAP FOR BUNDLE 1/16 - 5/8	1
709	400 201	FET SUPPORT BAR 9400-2 PER DWG 9400-2-M1	1
709	400 211	UPPER COVER 9400-2 PER DWG 9400-2-M2	1
709	400 221	LOWER HV COVER 9400-2 PER DWG 9400-2-M3	1
709	400 231	HV MULTIPLIER SUPPORT PER DWG 9400-2-M4	1
839	400 200	SOLDERED BOARD S9400-2 719400203(1) PL:S9400-2	1

NOTE: 1 PER DWG 9400-2-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-3

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 19-Dec-86

MCN 0

MCN DATE 19-Dec-86

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 181	CAP CERA DISC 100V 180 PF 2% VIO "N18"	1
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	89
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	11
103	506 331	CAP CERA MONO 100V 330 PF 10% STABLE	1
146	424 106	CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295	12
146	554 476	CAP MINI ALUM 20% 47 UF 25V/RADIAL LEADS .100 CTRS/ .25X472	3
146	634 106	CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	2
158	849 *9	CAP VARIABLE .5 - 2.5 PF RED MARK/.040 HI .125 DIA	1
158	849 *10	CAP VARIABLE 1 - 5 PF BLK MARK/.040 HI .125 DIA	1
161	225 101	RES COMP 1/8W 5% 100 OHMS	1
161	225 103	RES COMP 1/8W 5% 10 K	1
161	225 150	RES COMP 1/8W 5% 15 OHMS	2
161	225 220	RES COMP 1/8W 5% 22 OHMS	3
161	225 300	RES COMP 1/8W 5% 30 OHMS	2
161	225 330	RES COMP 1/8W 5% 33 OHMS	3
161	225 430	RES COMP 1/8W 5% 43 OHMS	2
161	225 471	RES COMP 1/8W 5% 470 OHMS	1
161	225 680	RES COMP 1/8W 5% 68 OHMS	2
161	225 820	RES COMP 1/8W 5% 82 OHMS	2
161	225 911	RES CARBON FILM 910 OHMS 1/8W 5%	1
161	335 101	RES COMP 1/4W 5% 100 OHMS	3
161	335 102	RES COMP 1/4W 5% 1 K	2
161	335 103	RES COMP 1/4W 5% 10 K	3
161	335 151	RES COMP 1/4W 5% 150 OHMS	1
161	335 201	RES COMP 1/4W 5% 200 OHMS	1
161	335 202	RES COMP 1/4W 5% 2 K	2
161	335 220	RES COMP 1/4W 5% 22 OHMS	2
161	335 221	RES COMP 1/4W 5% 220 OHMS	1
161	335 222	RES COMP 1/4W 5% 2.2 K	1
161	335 270	RES COMP 1/4W 5% 27 OHMS	2
161	335 272	RES COMP 1/4W 5% 2.7 K	2
161	335 301	RES COMP 1/4W 5% 300 OHMS	2
161	335 331	RES COMP 1/4W 5% 330 OHMS	3
161	335 333	RES COMP 1/4W 5% 33 K	1
161	335 471	RES COMP 1/4W 5% 470 OHMS	4
161	335 473	RES COMP 1/4W 5% 47 K	1
161	335 560	RES COMP 1/4W 5% 56 OHMS	1
161	335 620	RES COMP 1/4W 5% 62 OHMS	1
161	335 750	RES COMP 1/4W 5% 75 OHMS	3
161	335 820	RES COMP 1/4W 5% 82 OHMS	11
161	335 911	RES COMP 1/4W 5% 910 OHMS	1
168	531 281	RES PREC RN55D 68.1 OHMS	1
168	531 305	RES PREC RN55D 121 OHMS	1
168	531 325	RES PREC RN55D 196 OHMS	1
168	531 349	RES PREC RN55D 348 OHMS	1
168	531 357	RES PREC RN55D 422 OHMS	1
168	531 381	RES PREC RN55D 750 OHMS	1

MODEL NO S9400-3

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 19-Dec-86

MCN 0

MCN DATE 19-Dec-86

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
168	531 425	RES PREC RN55D 2.15 K	1
168	531 439	RES PREC RN55D 3.01 K	1
168	531 553	RES PREC RN55D 46.4 K	1
168	531 585	RES PREC RN55D 100 K	4
181	437 101	RES VARI CERMET 100 OHMS 1/2W 10%	1
181	437 102	RES VARI CERMET 1 K 1/2W 10%	3
181	437 103	RES VARI CERMET 10 K 1/2W 10%	2
181	437 201	RES VARI CERMET 200 OHMS 1/2W 10%	1
181	437 500	RES VARI CERMET 50 OHMS 1/2W 10%	1
181	437 501	RES VARI CERMET 500 OHMS 1/2W 10%	2
190	*42 221	RESISTOR NETWORK 220 OHMS SIP-10	1
190	*42 471	RESISTOR NETWORK 470 OHMS SIP-10	2
190	*42 820	RESISTOR NETWORK 82 OHMS SIP-10	1
190	642 471	RESISTOR NETWORK 470 OHMS SIP-6	2
190	642 820	RESISTOR NETWORK 82 OHMS SIP-6	1
190	842 471	RESISTOR NETWORK 470 OHMS SIP-8	1
190	842 820	RESISTOR NETWORK 82 OHMS SIP-8	1
200	*31 *28	IC 2-IN NAND GT SN74LS00N DIP-14	1
200	*31 *46	IC HEX INVERTER SN74LS04N DIP-14	1
200	*31 *57	IC 3-IN POS NOR SN74LS27N TRIPLE PKG/DIP-14	1
200	*31 *86	IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14	1
200	*32 *10	IC 2-IN NAND BUF 74LS38PC QUAD PKG/OP COLL/DIP-14	1
200	*41 *27	IC QUAD SEL/HP SN74LS157N 2-LINE-TO-1-LINE/DIP-16	3
200	*41 *62	IC DEC/DEMULTP SN74LS138N DIP-16	1
200	*71 **1	IC 8 X BUFFER SN74LS240 MOLDED DIP-20 TRI-STATE OUTPUTS	10
200	340 113	IC EXCL-OR GATE MC10H113 DIP-16/QUAD PKG 10H113	2
200	340 378	IC PARALLEL D REG 74F378 DIP-16/6-BIT/BUFF COMM EN 74F378	4
200	341 106	IC 4-3-3 IN NOR 10H106 DIP-16/ECL/TRIPLE PKG 10H106	1
200	344 101	IC QUAD OR/NOR 10H101P DIP-16/MECL 10KH	1
200	344 104	IC QUAD 2-IN NAND 10H104 DIP 16/MECL 10KH	1
200	371 374	IC D-TYP FLOP 74F374PC DIP-20/OCTAL PKG/3-STATE	14
204	*22 **2	IC HEX D M-S F-F MC10176L DIP-16 CERAMIC	5
204	*42 **8	IC QUAD TRANSL MC10125P MECL-TO-NTTL/DIP-16	5
204	*42 *11	IC LINE RECEIVER MC10116P TRIPLE PKG/DIP-16	1
204	*42 141	IC SHIFT REGISTER MC10141 DIP-16/4-BIT/UNIVERSAL 10141	1
204	*43 231	IC TYPE D FLOP MC10231P DIP-16/DUAL PKG	5
205	280 116	IC 2048XB RAM HM6116LP-2 DIP 24	16
207	444 116	IC TRIPLE LINE RCVR 10H116 DIP-16/MECL 10KH	1
208	122 **2	IC VOLT REG POS UA7805 5V OUTPUT TO-220 PACKAGE	1
208	122 337	IC ADJ -VOLT REG LM337T TO-220/OUTPUT -1.2V TO -37V	1
208	123 **2	IC +12 VOLT REG LM340T-12 TO-220 PKG	1
208	124 **2	IC VOLT REG -5V UA7905UC TO -220 PKG	1
208	124 **3	IC VOLT REG NEG LM320T-12 TO-220	1
208	130 324	IC QUAD OP AMP LM324 DIP-14	1
230	110 **5	DIODE SWITCHING 1N4448	3
235	*10 **5	DIODE RECTIFIER 1N4005	1
270	170 **1	TRANSISTOR NPN 2N5770 TO-92	1

MODEL NO S9400-3

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 19-Dec-86

MCN 0

MCN DATE 19-Dec-86

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
271	170 *90	TRANSISTOR NPN UHF BFR90 CASE W56 (D.A.T.A.)	2
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	3
290	110 *16	DELAY LINE 16 N-SEC SIP	1
300	*10 **1	BEAD SHIELDING FERRITE	2
300	*50 **1	CHOKE FERRITE SINGLE LEAD	4
405	760 **5	SOCKET SPRING SINGLE WIRE 5M REEL/KAPTON/FOR MANUAL INSERTION	80
454	310 **2	HDR DIP SOLD TO PC BD 2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	11
454	314 *16	HDR DIP SOLD TO MALE 16 .100 CTRS/STRAIGHT/NO EARS	1
454	370 *12	HEADER 2-SIDED FEMALE 12 .100 CTRS/SINGLE ROW	1
454	610 *96	HDR DIP SOLD TO MALE 96 DIN 41612 RT ANGLE	1
550	425 110	SCREW CYL HD PHIL M2.5X10 ZINC PLATED STEEL	2
552	425 100	NUT HEX M2.5 ZINC PLATED STEEL	2
719	400 303	PC BD PREASS'Y 9400-3	1

NOTE: 1 PER DWG 9400-3-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO F9400-3

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 19-Dec-86

MCN 0

MCN DATE 19-Dec-86

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
207	281 *29	IC MONOLITHIC ADC TDC1029 DIP-24 CERAMIC/100 MSFS 1029	1
210	*60 *32	IC A/D/A CONVERT HADAC 6 DIP 32	1
210	*80 202	IC SAMPLE & HOLD HSH202 DIP-24	1
480	*33 **1	CABLE CO-AX 30CM SMB-SMC RG316/U PER DWG 9400-H2	1
550	430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	4
550	430 112	SCREW CYL HD PHIL M3X12 ZINC PLATED STEEL	2
551	430 100	FLAT WASHER M3 ZINC PLATED STEEL/OD 7MM	4
551	430 400	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/EXTERNAL STAR	2
552	430 100	NUT HEX M3 ZINC PLATED STEEL	4
554	435 **1	SCREW SHEET METAL M3.5 ZINC PLATED STEEL CYL HD/PHILLIPS	2
709	400 301	HEATSINK PER DWG 9400-3-M1	1
759	400 300	DELAY LINE 12.0 NS 9400-3 MECHANICAL & WIRE 593190316(9)	1
839	400 300	SOLDERED BOARD S9400-3 719400303(1)	1

NOTE: 1 PER DWG 9400-3-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO 59400-4

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 20-Mar-87

MCN 0

MCN DATE 20-Mar-87

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 *47	CAP CERA DISC 100V 4.7 PF 2% RED/VID '4P7'	1
102	412 *56	CAP CERA DISC 100V 5.6 PF 2% RED/VID '5P6'	1
102	412 180	CAP CERA DISC 100V 18 PF 2% BLK '18P'	1
102	412 330	CAP CERA DISC 100V 33PF 2% ORA '33P'	3
102	412 820	CAP CERA DISC 100V 82 PF 2% VID '82P'	3
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	79
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	2
103	437 334	CAP CERA MONO 100V .33 UF 20% GENERAL PURPOSE	1
103	506 331	CAP CERA MONO 100V 330 PF 10% STABLE	1
116	305 181	CAP DIP MICA DMS 180 PF	1
146	634 106	CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	8
158	819 **1	CAP VARI CERA 3.5 - 18 PF	1
161	335 *47	RES COMP 1/4W 5% 4.7 OHMS	1
161	335 100	RES COMP 1/4W 5% 10 OHMS	1
161	335 102	RES COMP 1/4W 5% 1 K	3
161	335 103	RES COMP 1/4W 5% 10 K	3
161	335 151	RES COMP 1/4W 5% 150 OHMS	3
161	335 152	RES COMP 1/4W 5% 1.5 K	1
161	335 153	RES COMP 1/4W 5% 15 K	3
161	335 180	RES COMP 1/4W 5% 18 OHMS	1
161	335 181	RES COMP 1/4W 5% 180 OHMS	1
161	335 202	RES COMP 1/4W 5% 2 K	1
161	335 220	RES COMP 1/4W 5% 22 OHMS	1
161	335 221	RES COMP 1/4W 5% 220 OHMS	8
161	335 270	RES COMP 1/4W 5% 27 OHMS	1
161	335 330	RES COMP 1/4W 5% 33 OHMS	3
161	335 331	RES COMP 1/4W 5% 330 OHMS	1
161	335 470	RES COMP 1/4W 5% 47 OHMS	3
161	335 510	RES COMP 1/4W 5% 51 OHMS	4
161	335 512	RES COMP 1/4W 5% 5.1 K	1
161	335 560	RES COMP 1/4W 5% 56 OHMS	2
161	335 824	RES COMP 1/4W 5% 820 K	1
168	531 377	RES PREC RN55D 681 OHMS	3
168	531 409	RES PREC RN55D 1.47K	1
168	531 433	RES PREC RN55D 2.61 K	1
168	531 457	RES PREC RN55D 4.64 K	1
168	531 597	RES PREC RN55D 133K	1
181	457 203	RES VARI CERMET 20 K 1/2W 10%	1
190	642 102	RESISTOR NETWORK 1 K SIP-6	2
190	642 331	RESISTOR NETWORK 330 OHMS SIP-6	1
190	642 471	RESISTOR NETWORK 470 OHMS SIP-6	5
190	842 471	RESISTOR NETWORK 470 OHMS SIP-8	6
200	*31 *28	IC 2-IN NAND GT SN74LS00N DIP-14	1
200	*31 *51	IC 2-IN NOR GT SN74LS02N QUAD PKG/DIP-14	1
200	*31 *72	IC 4-IN POS AND SN74LS21N DUAL PKG/DIP-14	1
200	*31 *86	IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14	1
200	*31 *89	IC BUS BUFFER SN74LS125N QUAD PKG/3-STATE OUTPUT/DIP-14	3

MODEL NO S9400-4

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 20-Mar-87

MCN 0

MCN DATE 20-Mar-87

FAN HIST. NO

1010

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
200	*31 101	IC BINARY CNTR SN74LS393N DUAL PKG/4-BIT COUNTER/DIP-14	3
200	*41 **8	IC J-K FLIP-FL SN74S112N DUAL EDGE-TRIGGERED/DIP-16	1
200	*41 *26	IC 4-BIT CTR SN74LS161N DIP-16	3
200	*41 *27	IC QUAD SEL/MP SN74LS157N 2-LINE-TO-1-LINE/DIP-16	1
200	*41 *42	IC UP/DN COUNT SN74LS191N DIP-16	6
200	*41 *54	IC DATA SELCTR SN74LS153N DIP-16 PLASTIC	1
200	*41 *62	IC DEC/DEMULTP SN74LS138N DIP-16	1
200	*41 *73	IC 4-BIT CNTR SN74LS160N DIP-16/SYNCH/DIRECT CLR	5
200	*71 **3	IC 8-BIT REGIST SN74LS374 DIP-20/3-STATE OUTPUTS	2
200	*71 **5	IC D-TYP FL-FL SN74LS273N OCTAL PKG WITH CLEAR/DIP-20	4
200	*71 **7	IC OCTAL BUFF SN74LS244N MOLDED DIP-20/TRI-STATE OUTPUTS	2
200	*71 245	IC BUS XCEIVER SN74LS245N OCTAL PKG/DIP-20	2
200	*71 373	IC 8XLATCH D-TYPE 74LS373 DIP-20/MUST BE MONOLITHIC MEMORIES	2
200	*81 **7	IC MULTIPLEXER SN74LS151 DIP-16	1
200	330 *10	IC 3-INPUT NAND 74F10 DIP-14/TRIPLE PKG 74F10	1
200	330 126	IC BUS BUFFER SN74LS126A DIP-14/QUAD PKG/3-STATE 74LS126	2
200	340 *74	IC D-TYPE POS FLOP 74F74 DIP-14/DUAL PKG	3
200	344 105	IC 2-3-2-IN OR/NOR 10H105 DIP-16/MECL 10KH 10H105	2
200	344 131	IC DUAL D M-S FLOP 10H131 DIP-16/MECL 10KH	5
200	440 *10	IC BCD DECADE COUNT 10010 DIP 16/H1-SPEED SYNCHR	1
200	444 *16	IC BINARY COUNTER 10H016 DIP-16/MECL 10KH	4
204	*42 **4	IC 4-3-3 IN GATE MC10105P TRIPLE PKG/DIP-16	1
204	*42 **7	IC QUAD TRANSL MC10124P MTTL-TO-MECL/DIP-16	3
204	*42 **8	IC QUAD TRANSL MC10125P MECL-TO-MTTL/DIP-16	4
204	*42 *11	IC LINE RECEIVER MC10116P TRIPLE PKG/DIP-16	2
204	*42 *16	IC 2-INPUT OR/NOR F10101P QUAD PKG/DIP-16	1
207	444 116	IC TRIFL LINE RCVR 10H116 DIP-16/MECL 10KH	3
208	*11 **3	IC SINGLE OP AMP LM301AN DIP-8	2
208	*21 501	IC VOLT REG DUAL SG4501J DIP-14/CERAMIC	1
225	*70 407	IC MONO QUAD DISCR MVL407 DIP-20	1
230	110 **5	DIODE SWITCHING 1N4448	4
253	*10 811	DIODE SCHOTTKY BAR HP2811 H-P CASE OUTLINE 15	1
270	130 401	TRANSISTOR NPN A401 TO-72	3
275	170 **1	TRANSISTOR PNP 2N5087 TO-92	3
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	2
300	*20 **1	BEAD SHIELDING *1/2" SIZE	6
300	*50 **1	CHOKE FERRITE SINGLE LEAD	2
301	*16 103	INDUCTOR MOLDED 10 UH	2
310	*61 100	CRYSTAL 100 MHZ HC-18/U .005% 100PPM	1
454	310 **2	HDR DIP SOLD TO PC BD 2 .100 CTRS/STRAIGHT/BREAKAWAY STOCK	8
454	370 *12	HEADER 2-SIDED FEMALE 12 .100 CTRS/SINGLE ROW	1
454	510 **2	HDR DIP SOLDER TO MALE 2 .100 CTRS/RT ANGL/NO EARS/PROT/LATCH	1
454	610 *96	HDR DIP SOLD TO MALE 96 DIN 41612 RT ANGLE	1
500	110 **1	TRANSIPAD "SMALL"	3
550	425 110	SCREW CYL HD PHIL M2.5X10 ZINC PLATED STEEL	2
552	425 100	NUT HEX M2.5 ZINC PLATED STEEL	2
719	400 403	PC BD PREASS'Y 9400-4	1

MODEL NO S9400-4

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 20-Mar-87

MCN 0

MCN DATE 20-Mar-87

FAN HIST. NO

1010

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 1 PER DWG 9400-4-L1

NOTE: 2 PER DWG 9400-4-L2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO F9400-4

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1010

REV DATE 20-Mar-87

MCN 0

MCN DATE 20-Mar-87

FAN HIST. NO

1010

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
102 999 103	CAP SURFACE MTG .01 UF 10% 50V X7R MULTILA, CERA 3.2X1.6 MM	6
480 *33 **1	CABLE CO-AX 30CM SMD-SMC RG316/U PER DWG 9400-H2	2
839 400 400	SOLDERED BOARD S9400-4 719400403(1) PL:S9400-4	1

NOTE: 1 PER DWG 9400-4-L1

NOTE: 2 PER DWG 9400-4-L2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-5A

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1001

REV DATE 24-Sep-85

MCN 3

MCN DATE 19-Sep-86

FAN HIST. NO

1001

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
103	307 103	CAP CERA MOND 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	13
142	824 685	CAP TANT DIP CASE 6.8 UF 35V 20%	1
141	335 121	RES COMP 1/4W 5% 120 OHMS	14
184	417 502	RES VARI COND PLASTIC 5 K 1/2W 10% DUAL/INF-TURN/CUSTOM-MADE	6
184	437 502	RES VARI COND PLASTIC 5 K 1/2W 10% 1-TURN/PC MTG/CUSTOM-MADE	5
200	*31 *51	IC 2-IN NOR GT SN74LS02N QUAD PKG/DIP-14	1
200	*41 *62	IC DEC/DEMULTP SN74LS138N DIP-16	1
203	630 164	IC SHIFT REGISTER 74F164 DIP-14/8-BIT 74F164	4
207	340 508	IC 8-CH ANALOG MPLX DG508 DIP-16	3
230	110 **5	DIODE SWITCHING 1N4448	45
256	243 300	DIODE LED RED HLMP-0300 HI-EFFICIENCY RED/RECTANGULAR PKG	2
256	443 401	DIODE LED YEL HLMP-0401 RECTANGULAR PKG/2.5MCD	30
403	151 *34	HEADER STRAIGHT ST 34-PIN NO EJECTOR/LOW PROFILE	1
403	950 **2	POLARIZING KEY FOR SOCKETS & HEADERS	2
412	**1 *12	SWITCH ROT N/STOP 12-PINS 6MM DIA PLASTIC SHAFT 12MM LG/B-B-M	4
416	181 **1	SWITCH PUSHBUTTON SPST NORM OPEN/MOM/LT GREY CUTOM COLOR	41
709	400 511	LED COVER 9400-5 PER DWG 9400-5-M2	32
719	400 513	PC BD PREASS'Y 9400-5A	1

NOTE: 1 PER DWG 9400-5A-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-5B

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1001

REV DATE 24-Sep-85

MCN 3

MCN DATE 19-Sep-86

FAN HIST. NO

1001

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

103 307 103	CAP CERA MOND 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	1
184 427 502	RES VARI COND PLASTIC 5 K 1/2W 10% 1-TURN/LONG SHAFT/CUSTOM	2
719 400 523	PC BD PREASS'Y 9400-5B	1

NOTE: 1 PER DWG 9400-5B-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO I9400-5

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87

ECON 1001

REV DATE 24-Sep-85

MCN 3

MCN DATE 19-Sep-86

FAN HIST. NO

1001

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
550 430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	8
551 430 300	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/INTERNAL STAR	8
553 230 108	SPACER HEX M3X8MM NICKEL PLATED BRASS/THREADED TRHU	4
839 400 501	SOLDERED BOARD S9400-5A 719400513(1) PL:S9400-5A	1
839 400 502	SOLDERED BOARD S9400-5B 719400523(1) PL:S9400-5B	1

NOTE: 1
NOTE: 2
NOTE: 3
NOTE: 4
NOTE: 5
NOTE: 6
NOTE: 7
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12
NOTE: 13
NOTE: 14
NOTE: 15

MODEL NO F9400-5

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1001

REV DATE 24-Sep-85

MCN 3

MCN DATE 19-Sep-86

FAN HIST. NO

1001

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
536 *68 **1	KNOB FOR 6MM SHAFT 14.5MM DIA/LT GREY/MATTE FINISH	4
536 *68 **2	KNOB FOR 3MM SHAFT 9MM DIA/LT GREY/WITH INDICATOR	2
536 *68 **3	CAP (FOR KNOB 020-2215) LT GREY/MATTE FINISH	7
536 *68 **5	CAP FOR 020-3215 OR -3415 LT GREY/MATTE FINISH	3
536 *68 **6	CAP FOR 021-1110 OR -2215 LT GREY/MATTE FINISH/WITH INDICATOR	5
536 168 **1	KNOB FOR 1/8" SHAFT 10MM DIA/LT GREY/MATTE FINISH	5
536 168 **2	KNOB FOR 1/8" SHAFT 14.5MM SHAFT/LT GREY/MATTE FINISH	1
536 168 **3	KNOB FOR 1/8" SHAFT 10MM DIA/LT GREY/MATTE/WITH INDICATO	5
550 430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	12
551 430 300	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/INTERNAL STAR	12
709 400 501	DISPLAY FRAME 9400-5 PER DWG 9400-5-M1	1
729 400 503	FRONT PANEL 9400-5 PER DWG 9400-5-M6 PUNCH & SCREENED	1
859 400 500	INTERMED. SUB'Y I9400-5 839400501(1)839400502(1)PL:I9400-5	1

NOTE: 1 --- PER DWG 9400-5-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-7

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 25-Oct-85

MCN 5

MCN DATE 28-Oct-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 220	CAP CERA DISC 100V 22 PF 2% ORA "22P"	1
102	940 502	CAP CERA DISC 1KV .005 UF GMV	2
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	1
103	327 102	CAP CERA MONO 50V .001 UF 20% GENERAL PURPOSE	1
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	1
146	634 106	CAP MINI ALUM 20% 10 UF 35V/RADIAL LEADS/.10 CTRS/.248X.295	2
147	956 *47	CAP ALUM METAL CAN 47 UF 50V/RADIAL LEADS ON .197 CENTERS	1
161	335 102	RES COMP 1/4W 5% 1 K	2
161	335 103	RES COMP 1/4W 5% 10 K	1
161	335 104	RES COMP 1/4W 5% 100 K	1
161	335 105	RES COMP 1/4W 5% 1 MEG	1
161	335 152	RES COMP 1/4W 5% 1.5 K	1
161	335 162	RES COMP 1/4W 5% 1.6 K	1
161	335 203	RES COMP 1/4W 5% 20 K	5
161	335 223	RES COMP 1/4W 5% 22 K	1
161	335 224	RES COMP 1/4W 5% 220 K	1
161	335 273	RES COMP 1/4W 5% 27 K	1
161	335 302	RES COMP 1/4W 5% 3 K	1
161	335 303	RES COMP 1/4W 5% 30 K	1
161	335 473	RES COMP 1/4W 5% 47 K	1
161	335 474	RES COMP 1/4W 5% 470 K	1
161	335 512	RES COMP 1/4W 5% 5.1 K	1
161	335 513	RES COMP 1/4W 5% 51 K	1
161	335 682	RES COMP 1/4W 5% 6.8 K	1
161	335 754	RES COMP 1/4W 5% 750 K	1
161	335 912	RES COMP 1/4W 5% 9.1 K	1
161	445 560	RES CARBON FILM 56 OHMS 1/2W 5%	1
165	375 684	RES METAL FILM HV 680 K 1/4W 5% 700V	1
168	*35 125	RES METAL FILM HV 1.2 MEG 1/4W 5% 700V AC	1
168	531 529	RES PREC RN55D 26.1 K	1
180	487 205	RES VARI CERMET 2 MEG 1/2W 10% SINGLE TURN/SIDE ADJUST	2
230	110 **5	DIODE SWITCHING 1N4448	8
240	225 712	DIODE ZENER 8.2V 1N5237 500MW	1
240	513 977	DIODE ZENER 47V 1N977B 500MW/DO-35/5%	1
270	170 **2	TRANSISTOR NPN 2N5962 TO-92	7
275	170 **1	TRANSISTOR PNP 2N5087 TO-92	5
322	307 **1	SOCKET MINI TUBE 7 PDS	1
433	220 **3	FUSE SUB-MINI 1/2 AMP "PICO II"	1
719	400 703	PC BD PREASS'Y 9400-7	1

NOTE: 1 PER DWG 9400-7-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

MODEL NO S9400-7

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 25-Oct-85

MCN 5

MCN DATE 28-Oct-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO F9400-7

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 25-Oct-85

MCN 5

MCN DATE 28-Oct-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
455 122 **8	CONNECTOR HOUSING 8 .100 CTRS/1 ROW	1
455 950 **2	CLAMP WITH STRAIN RELIEF BLACK	1
594 120 **1	TIEWRAP FOR BUNDLE 1/16 - 5/8	3
780 *60 *10	WIRE TYPE 006 BLACK 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	1
780 *62 210	WIRE TYPE 006 RED 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	1
780 *64 410	WIRE TYPE 006 YELLOW 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	2
780 *65 510	WIRE TYPE 006 GREEN 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	1
780 *66 610	WIRE TYPE 006 BLUE 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	1
780 *69 910	WIRE TYPE 006 WHITE 10CM DWG 78006-H1/SILIFLEX 0,25#/PIN/3MM	1
839 400 700	SOLDERED BOARD S9400-7 719400703(1) PL:S9400-7	1

NOTE: 1 PER DWG 9400-7-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-8

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1000

REV DATE 07-Feb-85

MCN 1

MCN DATE 21-Oct-85

FAN HIST. NO

1000

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 101	CAP CERA DISC 100V 100PF 2% VID "N10"	1
103	307 103	CAP CERA MOND 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	2
161	225 220	RES COMP 1/8W 5% 22 OHMS	2
161	225 360	RES COMP 1/8W 5% 36 OHMS	2
161	225 430	RES COMP 1/8W 5% 43 OHMS	4
454	311 *12	HDR DIP SOLD TO MALE 12 .100 CTRS/STRAIGHT/NO EARS	3
719	400 803	PC BD PREASS'Y 9400-8	1

NOTE: 1 PER DWG 9400-8-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9400-9D

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1000

REV DATE 10-Oct-86

MCN 3

MCN DATE 11-Nov-86

FAN HIST. NO

1000

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
161	335 122	RES COMP 1/4W 5% 1.2 K	2
161	335 153	RES COMP 1/4W 5% 15 K	2
405	749 **3	TAB PC MTG 2.8 X .5 MM SILVER PLATED BRASS	6
455	111 *12	BLOC FOR FEMALE PINS 12 MATE-N-LOK	1
455	121 *12	CONNECTOR HOUSING 12 .100 CTRS/2 ROWS	1
455	950 **2	CLAMP WITH STRAIN RELIEF BLACK	1
590	**1 *18	WIRE TEFLON 19/13 BLK 18	1
590	111 *18	WIRE TEFLON 19/13 BRN 18	2
590	221 *18	WIRE TEFLON 19/13 RED 18	2
590	441 *18	WIRE TEFLON 19/13 YEL 18	2
590	661 *18	WIRE TEFLON 19/13 BLU 18	2
594	120 **3	TIEWRAP FOR 22MM BUNDLE	5
595	802 205	SLEEVEING PLASTIC 5MM ID 60 DEG C/GRAY/NON-SHRINK	1
709	400 940	LINE SYNC TRANSFORMER PER DWG 9400-9D-M1	1
719	400 943	PC BD PREASS'Y 9400-9D	1
780	*31 135	WIRE TYPE 003 BROWN 35CM DWG 78003-H1/AWG18/590111018/PIN/3MM	1
780	*32 235	WIRE TYPE 003 RED 35CM DWG 78003-H1/AWG18/590111018/PIN/3MM	1
780	*34 435	WIRE TYPE 003 YELLOW 35CM DWG 78003-H1/AWG18/590111018/PIN/3MM	1
780	*36 635	WIRE TYPE 003 BLUE 35CM DWG 78003-H1/AWG18/590111018/PIN/3MM	1
780	*60 *17	WIRE TYPE 006 BLACK 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	2
780	*62 217	WIRE TYPE 006 RED 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	1
780	*64 417	WIRE TYPE 006 YELLOW 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	1
780	*65 517	WIRE TYPE 006 GREEN 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	1
780	*66 617	WIRE TYPE 006 BLUE 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	1
780	*69 917	WIRE TYPE 006 WHITE 17CM DWG 78006-H1/SILIFLEX 0.25#/PIN/3MM	1
780	*90 **4	WIRE TYPE 009 BLACK 4CM DWG 78009-H1/590001018/AMP926893-1	4
780	111 111	WIRE TYPE 011 BROWN 11CM DWG 78011-H1/AWG18/590111018/FAS/3MM	1
780	112 211	WIRE TYPE 011 RED 11CM DWG 78011-H1/AWG18/590111018/FAS/3MM	1
780	114 411	WIRE TYPE 011 YELLOW 11CM DWG 78011-H1/AWG18/590111018/FAS/3MM	1
780	116 611	WIRE TYPE 011 BLUE 11CM DWG 78011-H1/AWG18/590111018/FAS/3MM	1

NOTE: 1 PER DWG 9400-9D-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

MODEL NO S9400-9D

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1000

REV DATE 10-Oct-86

MCN 3

MCN DATE 11-Nov-86

FAN HIST. NO

1000

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 15

MODEL NO F9400-9
ECON 1003
MCN 0

COMPLETED BOARD

PRINTED 25-Mar-87
REV DATE 25-Mar-87
MCN DATE 25-Mar-87

IRS PART NO	DESCRIPTION	QTY
315 *20 **5	POWER SUPPLY 5V 10A SPECIAL ORDER - SELECTABLE VOLT IN	2
315 *20 *15	POWER SUPPLY 15V 4A SPECIAL ORDER - SELECTABLE VOLT IN	2
433 162 160	FUSE SLO-BLO 250V 1.6AMP 5X20MM	1
433 162 315	FUSE SLO-BLO 250V 3.15AMP 5X20MM	1
550 425 508	SCREW FLAT HD PHIL M2.5X8 ZINC PLATED STEEL	8
550 425 512	SCR FLAT HD PHIL M2.5X12 ZINC PLATED STEEL	8
550 430 108	SCREW CYL HD PHIL M3X8 ZINC PLATED STEEL	8
551 430 400	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/EXTERNAL STAR	8
552 425 300	NUT OPEN-END ACORN M2.5 ZINC PLATED STEEL	8
709 400 931	GRIF BRACKET	8
839 400 901	SOLDERED BOARD S9400-9A 719400913(1) PL:S9400-9A	1
839 400 900	INTERMED. SUB'Y I9400-9 839400904(1) PL:I9400-9	1

NOTE: 1 PER DWG 9400-9--L2
NOTE: 2
NOTE: 3
NOTE: 4
NOTE: 5
NOTE: 6
NOTE: 7
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12
NOTE: 13
NOTE: 14
NOTE: 15

MODEL NO 19400-9
ECON 1003
MCN 0

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87
REV DATE 25-Mar-87
MCN DATE 25-Mar-87

LRS	PART NO	DESCRIPTION	QTY
312	590 125	BATTERY NICAD 1.25V TYPE 501RS/14.5MM X 50.3MM	2
315	930 **1	LINE FILTER 115V-220V WITH CONNECTOR/FUSED	1
402	**1 304	CONN BULKHEAD MTG 4-POS	2
405	748 **3	TERMINAL WIRE END SPADE CRIM./AWG 18/VIN. GRIP 2.8 X 5MM TAB	4
453	910 **2	METRIC SCREW LOCK HDW KIT FRONT PANEL MOUNT	1
515	404 *30	BATTERY HOLDER 54MM X 30MM X 21.5MM	1
530	409 199	FAN AXIAL 115V-220V 10W/1750-1800RPM/100 M3/H	1
530	409 996	FILTER FOR PAPST FAN 4014 MESH IN FRAME/119MM SQUARE	1
550	425 508	SCREW FLAT HD PHIL M2.5X8 ZINC PLATED STEEL	2
550	430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	3
550	430 108	SCREW CYL HD PHIL M3X8 ZINC PLATED STEEL	3
550	430 416	SCREW CYL INT HEX M3X16 ZINC PLATED STEEL	4
550	430 508	SCREW FLAT HD PHIL M3X8 ZINC PLATED STEEL	4
551	230 100	FLAT WASHER M3.2 NICKEL PLATED BRASS/8MM OD	9
551	430 400	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/EXTERNAL STAR	10
552	425 300	NUT OPEN-END ACORN M2.5 ZINC PLATED STEEL	2
552	430 200	NUT ACORN M3 ZINC PLATED STEEL	4
552	430 300	NUT OPEN-END ACORN M3 ZINC PLATED STEEL	1
553	230 120	SPACER HEX M3X20MM NICKEL PL BRASS/THREADED	2
554	500 **1	TAPPING SCREW W/U-THREAD NICKEL PL STEEL/ROUND HD NO SLOT	2
591	101 *22	WIRE BUS TIN-COPP AWG 22	1
594	120 **3	TIEWRAP FOR 22MM BUNDLE	1
709	400 901	REAR PANEL 9400-9 PER DWG 9400-9-M1	1
709	400 903	REAR PANEL 9400-9 709400901(1)PAINTED & SCREENED	1
709	400 911	REAR PANEL GRID 9400-9 PER DWG 9400-9-M2	1
709	400 913	REAR PANEL GRID 9400-9 7094009111(1)PAINTED	1
709	400 923	SERIAL NUMBER PLATE PER DWG 9400-9-M3	1
780	*70 *11	WIRE TYPE 007 BLACK 11CM DWG 78007-H1/EK 1.5MM*/FASTON/3MM TI	1
780	128 846	CABLE RS 232	1
780	141 140	CABLE GPIB	1
780	151 136	SWITCH CABLE	1
839	400 904	SOLDERED BOARD S9400-9D 719400943(1) PL:S9400-9D	1

NOTE: 1 PER DWG 9400-9-L2
NOTE: 2
NOTE: 3
NOTE: 4
NOTE: 5
NOTE: 6
NOTE: 7
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12

MODEL NO I9400-9
ECON 1003
MCN 0

INTERMEDIATE SUB'Y

PRINTED 25-Mar-87
REV DATE 25-Mar-87
MCN DATE 25-Mar-87

LRS PART NO	DESCRIPTION	QTY
NOTE: 13		
NOTE: 14		
NOTE: 15		

MODEL NO 9401-2/1 9400 WF01
ECON 2004
MCN -1

PRINTED 25-Mar-87
REV DATE 14-Jul-86
MCN DATE 14-Jul-86

LRS PART NO	DESCRIPTION	QTY
869 401 201	COMPLETED BOARD F9401-2/1 839401201(1)	PL:F9401-2/1 1

NOTE: 1 PER DWG 9401-2/1-L1
NOTE: 2 *205370256 PROGR 1L ...AV
NOTE: 3 *205370256 PROGR 1H ...AV
NOTE: 4 *205370256 PROGR 2L ...AV
NOTE: 5 *205370256 PROGR 2H ...AV
NOTE: 6 *205370256 PROGR 3L ...AV
NOTE: 7 *205370256 PROGR 3H ...AV
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12
NOTE: 13
NOTE: 14
NOTE: 15

MODEL NO 9401-2/2
ECON 2004
MCN 0

WP01 RETROFIT

PRINTED 25-Mar-87
REV DATE 14-Jul-86
MCN DATE 19-Nov-86

LRS PART NO	DESCRIPTION	QTY
205 370 256	IC UV E-PROM 27256G-25 DIP-28/250NS/32768-WORD	6*
759 400 102	PROGRAM PLUG FOR 27256 400900116(1) USED ON 9400-1A	1
869 401 201	COMPLETED BOARD F9401-2/1 839401201(1) PL:F9401-2/1	1

NOTE: 1 PER DWG 9401-2/1-L1
NOTE: 2 *205370256 PROGR 1L ...AV
NOTE: 3 *205370256 PROGR 1H ...AV
NOTE: 4 *205370256 PROGR 2L ...AV
NOTE: 5 *205370256 PROGR 2H ...AV
NOTE: 6 *205370256 PROGR 3L ...AV
NOTE: 7 *205370256 PROGR 3H ...AV
NOTE: 8
NOTE: 9
NOTE: 10
NOTE: 11
NOTE: 12
NOTE: 13
NOTE: 14
NOTE: 15

MODEL NO F9401-2

COMPLETED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 14-Jul-86

MCN -1

MCN DATE 14-Jul-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

839 401 200 SOLDERED BOARD

S9401-2 719401203 (1)

PL:S9401-2

1

NOTE: 1 PER DWG 9401-2-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO S9401-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 14-Jul-86

MCN -1

MCN DATE 14-Jul-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
454 620 *96	HDR SOLD TAIL/FEM PIN 96 .100 CTRS/3 ROWS 32 PINS/RT ANGLE	1
550 425 110	SCREW CYL HD PHIL M2.5X10 ZINC PLATED STEEL	4
552 425 100	NUT HEX M2.5 ZINC PLATED STEEL	4
554 429 **1	SCREW SHEET METAL PHILIPS ZINC PLATED STEEL	4
719 401 203	PC BD PREASS'Y 9401-2 DSO	1

NOTE: 1 PER DWG 9401-2-L1

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO 59401-2

SOLDERED BOARD

PRINTED 25-Mar-87

ECON 1003

REV DATE 14-Jul-86

MCN -1

MCN DATE 14-Jul-86

FAN HIST. NO

1003

FAN HIST. DATE

LRS	PART NO	DESCRIPTION	QTY
102	412 101	CAP CERA DISC 100V 100PF 2% VIO "N10"	2
102	412 180	CAP CERA DISC 100V 18 PF 2% BLK "18P"	1
102	412 330	CAP CERA DISC 100V 33PF 2% ORA "33P"	1
102	412 560	CAP CERA DISC 100V 56 PF 2% VIO "56P"	1
103	307 103	CAP CERA MONO 50V .01 UF 20% GEN PURP/LEADS CUT TO 1/2"	23
103	427 104	CAP CERA MONO 100V .1 UF 20% GENERAL PURPOSE	1
103	506 331	CAP CERA MONO 100V 330 PF 10% STABLE	1
103	625 471	CAP CERA MONO 100V 470 PF 5% ULTRA STABLE	1
142	214 156	CAP TANT DIP CASE 15 UF 10V 20%	1
146	424 106	CAP MINI ALUM 20% 10 UF 16V/RADIAL LEADS/.06 CTRS/.157X.295	1
161	335 102	RES COMP 1/4W 5% 1 K	6
161	335 103	RES COMP 1/4W 5% 10 K	1
161	335 163	RES COMP 1/4W 5% 16 K	3
161	335 301	RES COMP 1/4W 5% 300 OHMS	1
161	335 471	RES COMP 1/4W 5% 470 OHMS	1
161	335 511	RES COMP 1/4W 5% 510 OHMS	1
161	335 512	RES COMP 1/4W 5% 5.1 K	1
190	*42 103	RESISTOR NETWORK 10 K SIP-10	1
190	642 102	RESISTOR NETWORK 1 K SIP-6	1
190	842 562	RES NETWORK 5.6K SIP-8	1
200	*31 *28	IC 2-IN NAND GT SN74LS00N DIP-14	1
200	*31 *49	IC FLIP-FLOP SN74LS74N DUAL D-TYPE EDGE-TRIGGERED/DIP-14	1
200	*31 *51	IC 2-IN NOR GT SN74LS02N QUAD PKG/DIP-14	1
200	*31 *66	IC POS NAND GT SN74LS132N QUAD PKG/SCHM-TR/TOTEM-OUT/DIP-14	1
200	*31 *73	IC 2-IN POS OR SN74LS32N QUAD PKG/DIP-14	1
200	*31 *86	IC 2-IN AND GAT SN74LS08N QUAD PKG/DIP-14	2
200	*31 *89	IC BUS BUFFER SN74LS125N QUAD PKG/3-STATE OUTPUT/DIP-14	1
200	*31 *95	IC HEX INVERTER SN74LS14N SCHMITT-TRIGGER/DIP-14	1
200	*41 *44	IC MULTIVIBR SN74LS123N DUAL PKG/DIP-16	1
200	*41 *66	IC FLIP-FLOP SN74LS109N DUAL J-K POS EDGE-TRIGGERED/DIP-16	1
200	*41 139	IC DEC/MULTIPL SN74LS139N DUAL PKG/2-TO-4-LINE/DIP-16	1
200	*71 **7	IC OCTAL BUFF SN74LS244N MOLDED DIP-20/TRI-STATE OUTPUTS	1
200	*71 245	IC BUS XCEIVER SN74LS245N OCTAL PKG/DIP-20	2
200	330 *33	IC QUAD 2-IN NOR SN74LS33 DIP-14	1
200	441 **2	IC MULTIVIBRATOR AM26S02 DIP-16/DUAL PKG/RESETTABLE	1
207	197 210	IC BUS INTERF CONTR 7210 DIP-40 7210	1
207	470 160	IC OCTAL BUS XCVR 75160A DIP-20	1
207	470 161	IC OCTL BUS XCEIR 75161A DIP-20/8CH BIDIRECTIONNAL 75161	1
240	225 703	DIODE ZENER 3.45V 1N703A 250MW	1
253	*10 835	DIODE HOT CARRIER HP2835 H-P CASE 15	3
270	170 **2	TRANSISTOR NPN 2N5962 TO-92	1
275	170 **2	TRANSISTOR PNP 2N5771 TO-92	1
400	331 *16	SOCKET IC ST DIP-16 .300 SEPARATION	1
403	950 **2	POLARIZING KEY FOR SOCKETS & HEADERS	4
454	211 *16	HDR SOLD TAIL TO MALE 16 4-WALL/STRAIGHT/LONG EJ/.112" TAIL	1
454	211 *26	HDR SOLD TAIL TO MALE 26 4-WALL/STRAIGHT/LONG EJ.112" TAIL	1
454	410	HDR DIP SOLD TO MALE 96 DIN 41612 RT ANGLE	1

MODEL NO C9400-3

DEFLECTION UNIT

PRINTED 25-Mar-87

ECON 1000

REV DATE 31-Jan-85

MCN -1

MCN DATE 13-Sep-84

FAN HIST. NO

1000

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
300 *90 **1	DEFLECTION YOKE	1
455 *20 **1	CONNECTOR PIN (FEMALE) AWG 20 - 24/CRIMP	4
455 121 **3	CONNECTOR HOUSING 3 .100 CRTS/1 ROW	2
455 950 **2	CLAMP WITH STRAIN RELIEF BLACK	2
594 120 **1	TIEWRAP FOR BUNDLE 1/16 - 5/8	2

NOTE: 1 PER DWG 9400-H3

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13

NOTE: 14

NOTE: 15

MODEL NO M9400

LOOSE PARTS

PRINTED 26-Mar-87

ECON 1002

REV DATE 04-Feb-86

MCN 8

MCN DATE 25-Mar-87

FAN HIST. NO

1002

FAN HIST. DATE

LRS PART NO	DESCRIPTION	QTY
321 220 **9	CRT ORANGE 90 DEG DEFL 9" 20MM NECK	1
377 *51 **5	LABEL "DANGER-----ONLY" RED ON YEL/SELF-ADHESIVE/18X160MM	1
411 261 **1	SWITCH ROCKER DPST ON-OFF/250V 6A	1
485 **0 *60	GROMMET 4.8MM ID/10.2 OD POLYESTER	2
512 *21 867	BRACKET RIGHT ANGLE SMALL ALUMINIUM 10X10X2 MM/HOLES M3 AND 3.	2
530 *10 *24	FOOT FOR COMPAC ENCLOSURE GREY PLASTIC W/RUBBER FEET	4
530 301 **5	HANDLE (U-SHAPE) PLASTIC-COVERED CTR/FOR EQUIPT CASE	1
530 410 **1	CARD GUIDE NON METALLIC WITH STEEL MTG INSERTS	4
544 310 **1	SPRING EXT TYPE 190 MM PER DWG 9400-2-M5/PHOSPHOR BRONZE	1
550 430 104	SCREW CYL HD PHIL M3X4 ZINC PLATED STEEL	8
550 430 106	SCREW CYL HD PHIL M3X6 ZINC PLATED STEEL	16
550 430 108	SCREW CYL HD PHIL M3X8 ZINC PLATED STEEL	9
550 430 112	SCREW CYL HD PHIL M3X12 ZINC PLATED STEEL	2
550 440 108	SCREW CYL HD PHIL M4X8 ZINC PLATED STEEL	4
550 440 110	SCREW CYL HD PHIL M4X10 ZINC PLATED STEEL	4
550 440 640	SCREW OVAL HD PHIL M4X40 ZINC PLATED STEEL	4
550 440 708	SCREW LARGE HEAD M4X8 ZINC PLATED STEEL/EXTRA FLAT HEAD	8
550 450 108	SCREW CYL HD PHIL M5X8 ZINC PLATED STEEL	5
551 430 300	WASHER SHAKEPROOF M3 ZINC PLATED STEEL/INTERNAL STAR	26
551 430 301	WASHER SHAKEPROOF LGE M3 ZINC PLATED STEEL/OD 8.7MM	9
551 440 300	WASHER SHAKEPROOF M4 ZINC PLATED STEEL/INTERNAL STAR	12
551 440 301	WASHER SHAKEPROOF LGE M4 ZINC PLATED STEEL/OD 11.2MM	4
551 440 501	WASHER FLAT (SPRING) M4 ZINC PLATED STEEL	8
551 450 300	WASHER SHAKEPROOF M5 ZINC PLATED STEEL/INTERNAL STAR	3
552 430 300	NUT OPEN-END ACORN M3 ZINC PLATED STEEL	4
552 440 100	NUT HEX M4 ZINC PLATED STEEL	12
552 450 400	NUT SHAKEPROOF HEX M5 ZINC PLATED STEEL	2
553 230 112	SPACER HEX M3X12MM NICKEL PLATED BRASS/THREADED THRU	1
554 *40 901	NUT GUIDE FOR 554440101 PLASTIC	12
554 440 101	NUT SQUARE M4 ZINC PLATED STEEL	12
554 440 201	GND WASHER FOR 554440101 ZINC PLATED STEEL	3
594 120 **3	TIEWRAP FOR 22MM BUNDLE	3
709 400 **0	DSO COMPLETED BOX	1
709 400 **1	DISPLAY SUPPORT PER DWG 9400-M1	1
709 400 *11	MOTHER CARD SUPPORT PER DWG 9400-M2	1
709 400 *21	DISPLAY SCREW PER DWG 9400-M3	4
709 400 *41	SUPPORT ANGLE BRACKET PER DWG 9400-M5	3
709 400 *61	POWER SUPPLY SUPPORT PER DWG 9400-M7 + PER DWG 9400-M14	1
709 400 *65	SPRING CONTACT PER DWG 9400-M15	1
709 400 *71	REAR PANEL FOOT PER DWG 9400-M8	4
709 400 151	HEAT SINK FOR HVV 200	1
780 161 135	FRONT PANEL CABLE	1
780 171 656	LINE CABLE	1
809 400 300	DEFLECTION UNIT C9400-3	1

PL:C9400-3

MODEL NO M9400

LOOSE PARTS

PRINTED 26-Mar-87

ECON 1002

REV DATE 04-Feb-86

MCN 8

MCN DATE 25-Mar-87

FAN HIST. NO

1002

FAN HIST. DATE

LRS PART NO

DESCRIPTION

QTY

NOTE: 1 PER DWG 9400-M11

NOTE: 2

NOTE: 3

NOTE: 4

NOTE: 5

NOTE: 6

NOTE: 7

NOTE: 8

NOTE: 9

NOTE: 10

NOTE: 11

NOTE: 12

NOTE: 13


NOTE: 14



NOTE: 15



CHAPTER 7



COMPLETE SCHEMATICS FOR THE 9400


These are in numerical order of board.




















LeCroy parts	IC	Designation	-5	+5	+12	GND	-12
200 012 001	MC 14 89 L	K7,K8		14		7	
200 012 002	MC 14 88 L	L7,L8			14	7	1
		E3,E4,E5,E13,E14					
200 031 028	74 LS 00 N	I13,K10,I12		14		7	
200 031 046	74 LS 04 N	F5,F13		14		7	
200 031 047	74 LS 10 N	K13		14		7	
200 031 048	74 LS 20 N	L11		14		7	
200 031 049	74 LS 74 N	H10,H16,L14,L15,L16		14		7	
200 031 051	74 LS 02 N	J13,J14		14		7	
200 031 055	74 LS 164 N	E6,E12,F4,F12		14		7	
200 031 066	74 LS 132 N	I15		14		7	
200 031 073	74 LS 32 N	F3,F14,G19,H11,L10,L13,L17		14		7	
200 031 074	74 LS 37 N	F17		14		7	
200 031 086	74 LS 08 N	F19,H13,I12,K14		14		7	
200 031 089	74 LS 125 N	G17,G20,H15,J15,K16		14		7	
200 031 097	74 LS 197 N	J20		14		7	
200 031 101	74 LS 393 N	H6,H7,K18,K19,K20		14		7	
200 031 106	74 LS 86 N	J12		14		7	
200 031 320	74 LS 320	K9		16		8	
200 041 017	74 LS 112 N	F20		16		8	
200 041 033	74 LS 174 N	C18		16		8	
200 041 039	74 LS 221 N	H18		16		8	
200 041 042	74 LS 191 N	G18,I14		16		8	
200 041 044	74 LS 123 N	F18,J19,K15		16		8	
200 041 056	74 LS 165 N	H9		16		8	
200 041 062	74 LS 138 N	I18		16		8	
200 041 067	74 LS 148 N	H20		16		8	
200 041 068	74 LS 158 N	I10,J10		16		8	
200 041 070	74 LS 257 AN	C21,F21,L18,L19,L20		16		8	
200 041 139	74 LS 139 N	H12,I19		16		8	
200 071 001	74 LS 240	B20,C20		20		10	
200 071 003	74 LS 374	H5,H8		20		10	
200 071 007	74 LS 244 N	I6,I7,J6,J7,J23,J27,L22		20		10	
200 071 245	74 LS 245 N	B21,E28,E29,F23,F26,J25,J28,L3		20		10	
200 071 299	74 LS 299 N	I8,I9,J9		20		10	
200 071 373	74 LS 373 N	I4,J4		20		10	
200 071 534	74 LS 534	J22,J26		20		10	
200 072 936	AM 29 66	K21,K22		20		10	
200 330 000	74 F 00	I11		14		7	
200 340 074	74 F 74	H14		14		7	
200 340 117	MC 10 H 117	A13	8			1,16	
200 340 138	74 F 138	I17		16		8	
200 340 379	74 F 379	K11		16		8	
200 341 175	74 F 175	K12		16		8	
200 440 191	74 F 191	B18,B19,C19		16		8	
200 540 384	74 LS 384	I3,J3		16		8	
200 570 684	74 LS 684	I5,J5		20		10	
205 240 264	RAM 41 64-15	K23,K24,K25,K26,K27,K28,K29,K30		8		16	
		L23,L24,L25,L26,L27,L28,L29,L30					
		B24				12	
205 280 116	HM 611 GLP-2						



LeCroy parts	IC	Designation	+3	-3	-5	+5	+12	GND	+15	-15	-12
206 042 508	06 508 C J	H 3						14	13	3	
207 280 800	DAC 800	J 21				13		21	22	14	
207 340 399	74 LS 399 N	J 11				16		8			
208 011 008	IM 311 N	C 17						1	8	4	
208 031 010	IM 339 N	J 17 F 17			12	3 3	12				
208 033 001	CA 30 46	E 1				8-11		12	5		
208 041 001	DAC-08 EQ	B 17						1	13	3	
208 110 353	LF 353 N	C 13							8	4	
208 122 337	IM 337 N	E 10									
208 123 002	IM 340 T-12	F 10					4				11
208 130 324	IM 324	G 6					4				11
208 130 347	LF 347	G 4, G 5									
208 570 317	IM 317	G 10									
208 124 003	LM 320T-12	F 11									
208 740 321	74 LS 321	K 17				16		8			
225 070 407	MUL 407	B 13			11	2		1,16			
227 391 068	68 000 L 8	N 29						16,53			
227 762 661	2661	L 4, L 6				26		4,16			
210 440 200	HVW 200	A 4, C 4	27 34	11 18	10 19	28 35	29 36	5,14,21 23,30,39			9,15
220 010 101	HAB 101	A 3					4	3,8			1

NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LeCROY RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LeCROY RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS			
DRAWN BY/DATE		MODEL 9400-1	
P. PERRIN 19.12.85		MOTHER CARD	
CHKD BY/DATE		SCHEMA	
B-M J-F-G			
APPROVED BY/DATE		DWG NO: 9400-1-S1	
05-02-87		SIZE	
SCALE 1/1		SH 18 OF 18	
		ECO NO. 1015	
		ENG REV APP	








LeCroy parts :	IC :	Désignation :	+5	0V	+15	-15
200 031 028	SN 74 LS 00N	B4	14	7		
200 031 047	SN 74 LS 10N	A3	14	7		
200 031 049	SN 74 LS 74N	B1, D2	14	7		
200 031 051	SN 74 LS 02N	B3, C2	14	7		
200 031 066	SN 74 LS 132N	C1	14	7		
200 031 086	SN 74 LS 08N	A5	14	7		
200 041 044	SN 74 LS 123N	D1	16	8		
200 041 049	SN 74 LS 175N	C4	16	8		
200 041 054	SN 74 LS 153N	C5	16	8		
200 041 155	SN 74 LS 155N	C3	16	8		
200 071 003	SN 74 LS 374	E3, F1, G5, H1	20	10		
200 071 534	74 LS 534	J4	20	10		
200 330 000	74 F 00	A4	14	7		
200 340 074	74 F 74	B2	14	7		
200 340 109	74 F 109	A1	16	8		
200 442 163	74 LS 163	A2	16	8		
200 570 015	AM 25 LS 15	B5	20	10		
205 381 716	2716 - 1	E1, E2	24	12		
205 640 096	74 LS 96	D3, D4, D5, E4, F2, G6, H2, I3, I4,	5	12		
207 262 010	DAC - 10	G2, G4,		1	15	3
208 011 005	LM 310 N	I1, I2,			7	4
208 041 001	DAC - 08	G1, G3, J3		1	13	3
208 041 524	3524	K2		8	12,13	
					15	
208 110 353	LF 353 N	J1, J2			8	4
208 031 009	LM 319 N	K1		3,6,8	11	






SPARE


NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LeCroy RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LeCroy RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS		
DRAWN Y. A. AEBISCH	MODEL 9400-2	
CHECKED D. AEBISCH	DISPLAY CARD	
DATE 25-06-85	SCHEMA	
DRAWING NUMBER 9400-2-S1	SHEET 7 OF 7	ECC 1013 DATE 09-12-86










LeCroy Parts N°	IC	DESIGNATION	-12V	-5V HSH	-5V	-4.5V GND	+5V HSH	+5V	+12V
200 031 028	SN 74 LS 00N	F11					7	14	
200 031 046	SN 74 LS 04N	G6					7	14	
200 031 057	SN 74 LS 27N	H6					7	14	
200 031 086	SN 74 LS 08N	F10					7	14	
200 032 010	74 LS 38 PC	F13					7	14	
200 041 027	SN 74 LS 157N	F14, G7, H7					8	16	
200 041 062	SN 74 LS 138N	F12					8	16	
200 071 001	SN 74 LS 240	G5, H5, I5, J4, K5, L5, L6 M5, M6, N4					10	20	
200 340 113	MC 10 H 113	B2, B3			8		1.16		
200 340 378	74 F 378	F6, F7, F8, F9,					8	16	
200 341 106	10 H 106	B4			8		1.16		
200 344 101	10 H 101 P	A2			8		1.16		
200 344 104	10 H 104	A3			8		1.16		
200 371 374	74 F 374 PC	G1, G2, H1, H2, I1, I2, J1 K1, K2, L1, L2, M1, M2, N2					10	20	
204 022 002	MC 10176 L	C2, E2, E3, E4, D2,			8		1.16		
204 042 008	MC 10125 P	F1, F2, F3, F4, F5,			8		16	9	
204 042 011	MC 10116 P	B1			8		1.16		
200 042 141	MC 10141	E1			8		1.16		
204 042 231	MC 10231 P	C3, C4, D1, D3, C1			8		1.16		
205 280 116	HM 6116 LP-2	G3, G4, H3, H4, I3, I4, J2 J3, K3, K4, L3, L4, M3, M4, N2, N3					12	24	
207 444 116	10 H 116	A1			8		1.16		
207 281 029	TDC 1029	B6			1, 12 18, 19 24		358 10, 17 20		
208 130 324	IM 324	D4	11				3910	2	4
210 060 032	HADAG G	B5	21		29	5	1213 2426 2830 2, 11 14, 17 24		22
210 080 202	HSH 202	A4		9				4	


SPARES






NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LECROY RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LECROY RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS

DRAWN BY/DATE J.F. Goumaz	MODEL 9400-3 ADC SCHEMATIC
CHKD BY/DATE J.F. Goumaz	DWG NO: 9400-3-S1
APPROVED BY/DATE 19-12-86	SIZE
SCALE	SH. 8 OF 8 ECO NO. 1010










LeCroy part	IC	Designation	-15	-12	-5	GND	+5	+12	+15
200 031 028	74LS00	C4				7	14		
200 031 051	74LS02	C5				7	14		
200 031 086	74LS 08	C6				7	14		
200 330 010	74F 10 PC	E5				7	14		
200 031 072	74LS21	D1				7	14		
200 340 074	74F 74 PC	E2,E3,E4				7	14		
200 041 008	74S 112	D5				8	16		
200 031 089	74LS125	C7,D7,E7				7	14		
200 330 126	74LS126	D6,E6				7	14		
200 041 062	74LS138	C8				8	16		
200 081 007	74LS151	F6				8	16		
200 041 054	74LS153	F7				8	16		
200 041 027	74LS157	D2				8	16		
200 041 073	74LS160	F1,F2,F3,F4,F5				8	16		
200 041 026	74LS161	D8,E8,F8				8	16		
200 041 042	74LS191	A1,A2,B1,B2,C1 C2				8	16		
200 071 007	74LS244	A3,B3				10	20		
200 071 245	74LS245	A8,B8				10	20		
200 071 005	74LS273	A5,A6,B5,B6				10	20		
200 071 373	74LS373	A4,B4				10	20		
200 071 003	74LS374	A7,B7				10	20		
200 031 101	74LS393	C3,D3,D4				7	14		
200 440 010	F10010P	H6			8	1,16			
200 444 016	10H016	H2,H3,H4,H7			8	1,16			
204 042 016	F10101P	I3			8	1,16			
204 042 004	MC10105P	K5			8	1,16			
200 344 105	MC10H105P	H5,K1			8	1,16			
207 444 116	MC10H116P	J2,J4,K8			8	1,16			
204 042 011	MC10116P	H8,K7			8	1,16			
204 042 007	MC10124P	G1,G6,G7			8	16	9		
204 042 008	MC10125P	G2,G3,G4,G5			8	16	9		
200 344 131	MC10H131P	I2,K2,K3,K4,K6			8	1,16			
225 070 407	MVL407	I4			11	1,16	2		
208 011 003	LM301AN	I5				4		7	
208 011 003	LM301AN	I6		4		7			
208 021 501	SG4501J	I7	8	11		1		4	7

NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LeCroy RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LeCroy RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS			
DRAWN H.A. Gaudin	MODEL 9400-4		
CHECKED J.P. VITTET	TIME BASE		
DATE 4-2-85	SCHEMATIC		
DRAWING NUMBER: 9400-4-S1	SHEET 7 OF 7	ECC 1010	DAT. 20-03-87








NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LeCroy RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LeCroy RESEARCH SYSTEMS.


LeCroy RESEARCH SYSTEMS			
DRAWN M.A. Vittet	MODEL 9400-8		
CHECKED J.P. Vittet	CLOCK BUS		
DATE 7-2-85	SCHEMATIC		
DRAWING NUMBER: 9400-8-S1	SHEET OF 1	ECO NO 100C	DATE 7-2-85



LeCroy parts	IC	Désignation	+5V	0V
200 031 028	SN 74 LS 00 N	C9,	14	7
200 031 049	SN 74 LS 00 N	A1,	14	7
200 031 051	SN 74 LS 02 N	C10,	14	7
200 031 066	SN 74 LS 132 N	E8,	14	7
200 031 073	SN 74 LS 32 N	C7,	14	7
200 031 086	SN 74 LS 08 N	B4,F8,	14	7
200 031 089	SN 74 LS 125 N	B6	14	7
200 031 095	SN 74 LS 14 N	F7,	14	7
200 041 044	SN 74 LS 123 N	B5,	16	8
200 041 066	SN 74 LS 109 N	D6,	16	8
200 041 139	SN 74 LS 139 N	G7,	16	8
200 071 007	SN 74 LS 244 N	H1,	20	10
200 071 245	SN 74 LS 245 N	G5,H2	20	10
200 330 033	SN 74 LS 33 N	E9	14	7
200 441 002	AM 26 S 02 PC	D5,	16	8
200 640 321	RTC 58 321	C8,		8
207 197 210	UPD 72 10	E7,	40	20
207 470 160	SN 75 160 A	F6,	20	10
207 470 161	SN 75 161 AN	E6,	20	10

NOTICE: THIS DESIGN IS THE SOLE PROPERTY OF LECROY RESEARCH SYSTEMS. IT CONTAINS PROPRIETARY INFORMATION AND IS FURNISHED WITH THE UNDERSTANDING THAT IT IS NOT TO BE USED, DISCLOSED OR REPRODUCED IN ANY MANNER WITHOUT THE APPROVAL OF LECROY RESEARCH SYSTEMS.

LeCroy RESEARCH SYSTEMS			
DRAWN BY/DATE	MODEL 9401-2 = GPIB = SCHEMA		
P_PERRIN 21.11.85			
CHKD BY/DATE 03.11.86			
B - MAURON			
APPROVED BY/DATE	DWG NO	9401-2-S1	SIZE
14-07-86			
SCALE	SH	3 of 3	ECO NO. 1003
1:1			ENG. REV APP



[Faint, illegible handwritten notes]

[illegible]

Вопрос

THE COPY OF
YOUR LETTER OF THE
10TH INSTANT HAS BEEN
RECEIVED AND IS BEING
FORWARDED TO THE
APPROPRIATE AGENCIES.
THEY WILL ADVISE YOU
AS TO THE STATUS OF
YOUR REQUEST.

VERY TRULY,
YOURS,
J. EDGAR HOOVER

ENCLOSURE

